поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

WM8741 датащи(PDF) 13 Page - Wolfson Microelectronics plc

номер детали WM8741
подробное описание детали  24-bit 192kHz DAC with Advanced Digital Filtering
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8741 датащи(HTML) 13 Page - Wolfson Microelectronics plc

Back Button WM8741 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 10Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 11Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 12Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 13Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 14Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 15Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 16Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 17Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 63 page
background image
Product Preview
WM8741
w
PP Rev 1.3 October 2007
13
MASTER CLOCK TIMING
Figure 1 Master Clock Timing Requirements
Test Conditions
AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25
oC
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Master Clock Timing Information
MCLK Master clock pulse width high
tMCLKH
10
ns
MCLK Master clock pulse width low
tMCLKL
10
ns
MCLK Master clock cycle time
tMCLKY
27
ns
MCLK Duty cycle
40:60
60:40
Table 1 MCLK Timing Requirements
PCM DIGITAL AUDIO INTERFACE TIMINGS
Figure 2 Digital Audio Data Timing
Test Conditions
AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25
oC, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
BCLK cycle time
tBCY
40
ns
BCLK pulse width high
tBCH
16
ns
BCLK pulse width low
tBCL
16
ns
LRCLK set-up time to BCLK
rising edge
tLRSU
8
ns
LRCLK hold time from
BCLK rising edge
tLRH
8
ns
DIN set-up time to BCLK
rising edge
tDS
8
ns
DIN hold time from BCLK
rising edge
tDH
8
ns
Table 2 Digital Audio Interface Timing Requirements



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com