поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS42428 датащи(PDF) 31 Page - Cirrus Logic

номер детали CS42428
подробное описание детали  114 dB, 192 kHz 8-Ch Codec with PLL
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42428 датащи(HTML) 31 Page - Cirrus Logic

Back Button CS42428 Datasheet HTML 27Page - Cirrus Logic CS42428 Datasheet HTML 28Page - Cirrus Logic CS42428 Datasheet HTML 29Page - Cirrus Logic CS42428 Datasheet HTML 30Page - Cirrus Logic CS42428 Datasheet HTML 31Page - Cirrus Logic CS42428 Datasheet HTML 32Page - Cirrus Logic CS42428 Datasheet HTML 33Page - Cirrus Logic CS42428 Datasheet HTML 34Page - Cirrus Logic CS42428 Datasheet HTML 35Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 73 page
background image
DS605F1
31
CS42428
4.5.4
One-Line Mode (OLM) Configurations
4.5.4.1
OLM Config #1
One-Line Mode Configuration #1 can support up to 8 channels of DAC data, and 6 channels of ADC data.
This is the only configuration which will support up to 24-bit samples at a sampling frequency of 48 kHz on
all channels for both the DAC and ADC.
Register / Bit Settings
Description
Functional Mode Register (addr = 03h)
Set DAC_FMx = ADC_FMx = 00,01,10
DAC_LRCK must equal ADC_LRCK; sample rate conversion not supported
Set ADC_CLK_SEL = 0
Configure ADC_SDOUT to be clocked from the DAC_SP clocks.
Interface Format Register (addr = 04h)
Set DIFx bits to proper serial format
Select the digital interface format when not in One-Line Mode
Set ADC_OLx bits = 00,01,10
Select ADC operating mode, see table below for valid combinations
Set DAC_OLx bits = 00,01,10
Select DAC operating mode, see table below for valid combinations
Misc. Control Register (addr = 05h)
Set DAC_SP M/S = 1
Configure DAC Serial Port to Master Mode.
Set ADC_SP M/S = 1
Configure ADC Serial Port to Master Mode.
Set EXT ADC SCLK = 0
Identify external ADC clock source as SAI Serial Port.
DAC Mode
Not One-Line Mode
One-Line Mode #1
One-Line Mode #2
ADC Mode
Not One-
Line Mode
DAC_SCLK=64Fs
DAC_LRCK=SSM/DSM/QSM
DAC_SCLK=128Fs
DAC_LRCK=SSM/DSM
ADC_SCLK=64Fs
ADC_LRCK=DAC_LRCK
not valid
One-Line
Mode #1
DAC_SCLK=128Fs
DAC_LRCK=SSM/DSM
ADC_SCLK=64Fs
ADC_LRCK=DAC_LRCK
DAC_SCLK=128Fs
DAC_LRCK=SSM/DSM
ADC_SCLK=64Fs
ADC_LRCK=DAC_LRCK
not valid
One-Line
Mode #2
DAC_SCLK=256Fs
DAC_LRCK=SSM
ADC_SCLK=64Fs
ADC_LRCK=DAC_LRCK
not valid
DAC_SCLK=256Fs
DAC_LRCK=SSM
ADC_SCLK=64Fs
ADC_LRCK=DAC_LRCK
SCLK_PO RT1
LRCK_PO RT1
SDIN_PORT1
SCLK_PO RT2
LRCK_PO RT2
SDOUT1_PO RT2
SDOUT2_PO RT2
SDOUT3_PO RT2
SDOUT4_PO RT2
ADC_SCLK
ADC_LRCK
DAC_SCLK
DAC_LRCK
ADC_SDOUT
DAC_SDIN1
DAC_SDIN2
DAC_SDIN3
DAC_SDIN4
RMCK
ADCIN1
ADCIN2
MCLK
SDO UT1
SDO UT2
LRCK
SCLK
64Fs
ADC Data
64Fs,128Fs, 256Fs
DIGITAL AUDIO
PROCESSO R
CS5361
CS5361
MCLK
Figure 17. OLM Configuration #1
CS42428



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com