поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS42428 датащи(PDF) 56 Page - Cirrus Logic

номер детали CS42428
подробное описание детали  114 dB, 192 kHz 8-Ch Codec with PLL
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42428 датащи(HTML) 56 Page - Cirrus Logic

Back Button CS42428 Datasheet HTML 52Page - Cirrus Logic CS42428 Datasheet HTML 53Page - Cirrus Logic CS42428 Datasheet HTML 54Page - Cirrus Logic CS42428 Datasheet HTML 55Page - Cirrus Logic CS42428 Datasheet HTML 56Page - Cirrus Logic CS42428 Datasheet HTML 57Page - Cirrus Logic CS42428 Datasheet HTML 58Page - Cirrus Logic CS42428 Datasheet HTML 59Page - Cirrus Logic CS42428 Datasheet HTML 60Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 73 page
background image
56
DS605F1
CS42428
6.17.2 DE-EMPHASIS SELECT BITS (DE-EMPHX)
Default = 00
00 - Reserved
01 - De-Emphasis for 32 kHz sample rate.
10 - De-Emphasis for 44.1 kHz sample rate.
11 - De-Emphasis for 48 kHz sample rate.
Function:
Used to specify which de-emphasis filter to apply when the “Force PLL Lock (FRC_PLL_LK)” on
page 49 is enabled.
6.17.3 INTERRUPT PIN CONTROL (INTX)
Default = 00
00 - Active high; high output indicates interrupt condition has occurred
01 - Active low; low output indicates an interrupt condition has occurred
10 - Open drain, active low. Requires an external pull-up resistor on the INT pin.
11 - Reserved
Function:
Determines how the interrupt pin (INT) will indicate an interrupt condition.
6.18
Interrupt Status (address 20h) (Read Only)
For all bits in this register, a “1” means the associated interrupt condition has occurred at least once since the reg-
ister was last read. A ”0” means the associated interrupt condition has NOT occurred since the last reading of the
register. Reading the register resets all bits to 0. Status bits that are masked off in the associated mask register will
always be “0” in this register.
6.18.1 PLL UNLOCK (UNLOCK)
Default = 0
Function:
PLL unlock status bit. This bit will go high if the PLL becomes unlocked.
6.18.2 ADC OVERFLOW (OVERFLOW)
Default = 0
Function:
Indicates that there is an over-range condition anywhere in the CS42428 ADC signal path.
76
543
21
0
UNLOCK
Reserved
Reserved
Reserved
Reserved
Reserved
OverFlow
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com