поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

4571 датащи(PDF) 28 Page - Renesas Technology Corp

номер детали 4571
подробное описание детали  SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

4571 датащи(HTML) 28 Page - Renesas Technology Corp

Back Button 4571 Datasheet HTML 24Page - Renesas Technology Corp 4571 Datasheet HTML 25Page - Renesas Technology Corp 4571 Datasheet HTML 26Page - Renesas Technology Corp 4571 Datasheet HTML 27Page - Renesas Technology Corp 4571 Datasheet HTML 28Page - Renesas Technology Corp 4571 Datasheet HTML 29Page - Renesas Technology Corp 4571 Datasheet HTML 30Page - Renesas Technology Corp 4571 Datasheet HTML 31Page - Renesas Technology Corp 4571 Datasheet HTML 32Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 126 page
background image
Rev.1.02
May 25, 2007
Page 28 of 124
REJ03B0179-0102
4571 Group
Fig 31. Timers structure (1)
Data is set automatically from each reload register
when timer underflows (auto-reload function).
XIN
ORCLK
W50
0
1
D4/CNTR0
1/2
Port D4 output
W52
0
1
W23
0
1
T1UDF
T2UDF
P20/INT0
I12
0
1
I11
0
1
One-sided edge
detection circuit
INTSNC
I13
11
10
01
00
W21,W20
PWMOUT
ORCLK
T1UDF
W22
Timer 2 (8)
Reload register R2 (8)
Register B
(TAB2)
(T2AB)
Register A
(T2AB)
(T2AB)
(TAB2)
T2F
Timer 2
interrupt
T2UDF
STCK
11
10
01
00
W11,W10
PWMOUT
ORCLK
CNTR0IN
W12
W53
0
1
(Note 1)
S
R
Q
INT0SNC
I10
W13
T1UDF
Timer 1 (8)
Reload register R1 (8)
Register B
(TAB1)
(T1AB)
Register A
(T1AB)
(T1AB)
(TAB1)
T1F
Timer 1
interrupt
T1UDF
STCK
PA1
1
0
00
01
10
11
MR3,MR2
Division circuit
Divided by 8
Divided by 4
Divided by 2
Internal clock
generating circuit
(divided by 3)
System clock (STCK)
Instruction clock
(INSTCK)
Prescaler (8)
PA0
Reload register RPS (8)
Register B
(TABPS)
(TPSAB)
Register A
(TPSAB)
(TPSAB)
(TABPS)
1/4
PWMOUT: PWM signal (output from timer 3)
CNTR0IN
(TR1AB)
Both edges
detection circuit
Note 1: Timer 1 count start synchronous circuit is synchronized with the valid edge of
INT pin selected by bits 1 (I11) and 2 (I12) of register I1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com