4571 datasheet(64/126 Pages) RENESAS

64 / 126 page

Rev.1.02

May 25, 2007

Page 64 of 124

REJ03B0179-0102

4571 Group

Note 1.“R” represents read enabled, and “W” represents write enabled.

Note 2.This function is valid only when the INT0 pin/timer 1 control is enabled (I10 =“1”) and the timer 1 count start synchronous circuit is

selected (W53 =“1”).

Note 3.This function is valid only when the INT0 pin/timer 1 control is enabled (I10 =“1”).

Timer control register PA

at reset : 002

at RAM back-up : 002

TPAA

PA1

Prescaler count source selection bit

Instruction clock (INSTCK)

Instruction clock divided by 4 (INSTCK)/4

PA0

Prescaler control bit

Stop (state initialized)

1Operating

Timer control register W1

at reset : 00002

at RAM back-up : state retained

R/W

TAW1/TW1A

W13

Timer 1 count auto-stop circuit selection bit

(Note 2)

Timer 1 count auto-stop circuit not selected

Timer 1 count auto-stop circuit selected

W12 Timer 1 control bit

Stop (state retained)

1Operating

Timer 1 count source selection bits

W11 W10

Count source

W11

PWM output (PWMOUT)

Prescaler output (ORCLK)

System clock (STCK)

W10

CNTR0 input

Timer control register W2

at reset : 00002

at RAM back-up : state retained

R/W

TAW2/TW2A

W23 CNTR0 pin function selection bit

Timer 1 underflow signal divided by 2 output

Timer 2 underflow signal divided by 2 output

W22 Timer 2 control bit

Stop (state retained)

1Operating

Timer 2 count source selection bits

W21 W20

Count source

W21

PWM output (PWMOUT)

Prescaler output (ORCLK)

System clock (STCK)

W20

Timer 1 underflow signal (T1UDF)

Timer control register W3

at reset : 00002

at RAM back-up : 00002

R/W

TAW3/TW3A

W33 CNTR1 pin output control bit

CNTR1 pin output invalid

CNTR1 pin output valid

W32

PWM signal

“H” interval expansion function control bit

PWM signal “H” interval expansion function invalid

PWM signal “H” interval expansion function valid

W31 Timer 3 control bit

Stop (state retained)

1Operating

W30 Timer 3 count source selection bit

0XIN input

Prescaler output/2

Timer control register W5

at reset : 00002

at RAM back-up : state retained

R/W

TAW5/TW5A

W53

Timer 1 count start synchronous circuit

selection bit (Note 3)

Count start synchronous circuit not selected

Count start synchronous circuit selected

W52 CNTR0 pin input count edge selection bit

Falling edge

Rising edge

W51

CNTR 1 pin output auto-control circuit

selection bit

Output auto-control circuit not selected

Output auto-control circuit selected

W50 D4/CNTR0 pin function selection bit

0D4 (I/O) / CNTR0 (input)

1D4 (input) /CNTR0 (I/O)

4571 датащи(PDF) 64 Page - Renesas Technology Corp

4571 датащи(HTML) 64 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL