LAN8804 datasheet(47/91 Pages) MICROCHIP

47 / 91 page

LAN8804

DS00003591G-page 47

5.14.2

ALL PHYS ADDRESS

Normally, the Ethernet PHYs are accessed at the PHY addresses set by the

PHYAD[4:0] strapping pins.

PHY Address 0h is optionally supported as the broadcast PHY address, which allows for a single write command to

simultaneously program an identical PHY register for two or more PHY devices (for example, using PHY Address 0h to

set the Basic Control register to a value of 0x1940 to set bit[11] to a value of one to enable software power-down).

PHY Address 0 is enabled (in addition to the PHY address set by the

PHYAD[4:0] strapping pins) when the All-PHYAD

Enable bit in the Common Control register is set to ‘1’. The

ALLPHYAD configuration strap can also be used to set the

default of the All-PHYAD Enable bit.

5.14.3

MDIO OUTPUT DRIVE MODE

The

MDIO output pin drive mode is controlled by the MDIO Buffer Type bit in the Output Control register. When set to

a ‘0’, the

MDIO output is open-drain. When set to ‘1’, the MDIO output is push-pull.

5.15 Interrupts

The

INT_N pin is an optional interrupt signal that is used to inform the external controller that there has been a status

update in the device. The Interrupt Enable register contains the interrupt control bits that enable and disable the condi-

tions for asserting the

INT_N signal. The Interrupt Status register contains the interrupt status bits that indicate which

interrupt conditions have occurred. Most interrupt status bits are cleared upon reading. Some bits are read only and

have a lower level register to indicate individual sources.

The interrupt structure of the device is detailed in Figure 5-8.

The

INT_N buffer type is selectable between open-drain and push-pull and is configured by the INT Buffer Type field in

the Output Control register. The default is open-drain.

The Intr Polarity Invert bit in the Control register sets the interrupt level to active high or active low. The default is active

low. If the buffer type is set to open-drain, the polarity is forced to be active low.

Note:

Bits in the Interrupt Status register are set by the interrupt events regardless of the value of the correspond-

ing bits in the Interrupt Enable register.

FIGURE 5-8:

INTERRUPT STRUCTURE

INT_N

Chip‐Level

Interrupt

Chip‐Level

Interrupt Status Register

GPHY_Hard_Macro_x

Interrupt

Logical

GPHY Hard Macro x

GPHY

Interrupt

Enable

GPIOs

Interrupt

Logical

GPIO

Interrupt

Enable

AB PVT

Interrupt

Logical

AB PVT

Interrupt

Mask

Interrupt

Sources

GPHY ISR

Interrupt

Sources

GPIO ISR

Interrupt

Sources

AB PVT ISR

GPIOs

Temperature Monitor

LAN8804 датащи(PDF) 47 Page - Microchip Technology

LAN8804 датащи(HTML) 47 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

датащи скачать

ссылки URL