поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SAA7780 датащи(PDF) 18 Page - NXP Semiconductors

номер детали SAA7780
подробное описание детали  ThunderBird Q3D PCI Audio Accelerator
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SAA7780 датащи(HTML) 18 Page - NXP Semiconductors

Back Button SAA7780 Datasheet HTML 14Page - NXP Semiconductors SAA7780 Datasheet HTML 15Page - NXP Semiconductors SAA7780 Datasheet HTML 16Page - NXP Semiconductors SAA7780 Datasheet HTML 17Page - NXP Semiconductors SAA7780 Datasheet HTML 18Page - NXP Semiconductors SAA7780 Datasheet HTML 19Page - NXP Semiconductors SAA7780 Datasheet HTML 20Page - NXP Semiconductors SAA7780 Datasheet HTML 21Page - NXP Semiconductors SAA7780 Datasheet HTML 22Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 70 page
background image
ThunderBird Q3D PCI Audio
SAA7780
Accelerator
Philips Semiconductors
Product Specification
1999 Sep 30
18
GNT#
37
I-T
PCI Bus Grant
An asserted GNT# pin indicates that the PCI master arbiter has
granted bus ownership to the SAA7780 chip.
IRQSER
32
IO-OD
PCI Bus Serial Interrupts
This pin is used to output the serial interrupt stream for legacy
interrupts. It is used only if the SAA7780 is used in a Common
Architecture system. Otherwise it is tri-stated.
INTA#
31
IO-OD
PCI Bus Interrupt A
The interrupt output is a PCI compatible active low level sensitive
interrupt. It is only used if the SAA7780 is used in a non Common
Architecture system. Otherwise it is tri-stated. It is driven low when
any of the internal interrupts are asserted.
PERR#
72
IO-STS
PCI Bus Parity Error
This signal indicates a data parity error for any cycle type other than
a Special Cycle command. PERR# is made active two clocks after
the completion of the data phase which caused the parity error. This
error signal may result in the generation of a non-maskable interrupt
(NMI) or other high priority interrupt sent to the CPU.
SERR#
73
IO-OD
PCI Bus System Error
This signal indicates an address parity error, data parity errors on
Special Cycle commands or any other catastrophic system error.
SERR# is an open-drain bidirectional pin which is driven low for a
single PCLK cycle by the agent reporting the error. This error may
result in the generation of a non-maskable interrupt (NMI) or other
high priority interrupt sent to the CPU.
IDSEL
51
I-T
Initialization Device Select
IDSEL is used as a chip select during configuration register read
and write operations. One system board address line from
AD[31:11] is used as IDSEL to select the SAA7780 configuration
space in the SAA7780 chip when used on the PCI bus.
CLKRUN#
100
O-OD
PCI Bus Clock Run Request
The SAA7780 uses CLKRUN# according to the Mobile PCI protocol
to start the PCI clock or keep the clock running whenever an internal
PCI device requires it.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com