поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SAA7780 датащи(PDF) 49 Page - NXP Semiconductors

номер детали SAA7780
подробное описание детали  ThunderBird Q3D PCI Audio Accelerator
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SAA7780 датащи(HTML) 49 Page - NXP Semiconductors

Back Button SAA7780 Datasheet HTML 45Page - NXP Semiconductors SAA7780 Datasheet HTML 46Page - NXP Semiconductors SAA7780 Datasheet HTML 47Page - NXP Semiconductors SAA7780 Datasheet HTML 48Page - NXP Semiconductors SAA7780 Datasheet HTML 49Page - NXP Semiconductors SAA7780 Datasheet HTML 50Page - NXP Semiconductors SAA7780 Datasheet HTML 51Page - NXP Semiconductors SAA7780 Datasheet HTML 52Page - NXP Semiconductors SAA7780 Datasheet HTML 53Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 70 page
background image
ThunderBird Q3D PCI Audio
SAA7780
Accelerator
Philips Semiconductors
Product Specification
1999 Sep 30
49
Note: An RC indicates that this bit can be reset to 0 by writing a 1. Writing a zero leaves this bit unchanged.
Revision ID Register - REVISION (RO)
Bit
Name
R/W
Function
15
R_PERR
RC
Received Parity Error: When set to 1, this bit indicates that the SAA7780,
function 1 has detected a PCI bus parity error at least once since this bit was
last reset.
14
S_SERR
RC
Signalled System Error: When set to 1, this bit indicates that the SAA7780,
function 1 has reported a system error on the SERR# signal at least once
since this bit was last reset.
13
SM_ABORT
RO
Signalled Master Abort: The SAA7780, function 1, does not act as a master.
12
RT_ABORT
RO
Received Target Abort: The SAA7780, function 1 does not act as a master.
11
ST_ABORT
RC
Signalled Target Abort: When set to 1, this bit indicates that the SAA7780,
function 1 has signalled a target abort at least once since this bit was last
reset.
10:9
DEVSEL_TM
G
RO
DEVSEL Timing: This field indicates the timing of the DEVSEL output (when
a PCI master is accessing a SAA7780, function 1 resource). It always returns
01 (Bin).
00 = Fast
01 = Medium (Default Timing)
10 = Slow
8
S_PERR
RO
Signalled Parity Error: The SAA7780, function 1, does not act as a bus
master.
7
F_BK2BK
RO
Always returns 1 to indicate support of fast back to back cycles when the
SAA7780, function 1 is the target.
6
UDF
RO
User Definable Features. Always returns 0.
5
MHz66
RO
66 MHz Capable. Always returns 0.
4:0
R
RO
Reserved. These bits always return zero.
PCI CFG 1
D7
D6
D5
D4
D3
D2
D1
D0
Offset 08h
REVISION_ID[7:0]
POR Value
0
0
0
0
0
0
0
0
Bit
Name
R/W
Function
7:0
REVISION_ID
RO
The current revision ID for the SAA7780 joystick.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com