| поискавой системы для электроныых деталей |
|
LR4102 датащи(PDF) 16 Page - LSI Computer Systems |
|
|
|||||||||||||||||||||||||||||
LR4102 датащи(HTML) 16 Page - LSI Computer Systems |
|
16 / 32 page ![]() 16 TinyRISC LR4102 Microprocessor FBus Interface TRDYN Target ready Bidirectional Test Interface CSHTSTP Cache test enable Input IDDTN IDD test Input JTAGALSOP JTAG controller present Input PMON_OUTP Process monitor output Output SCAN_ENABLEP Enable scan chain loading Input SCAN__INP Input to the scan chain Input SCAN_MODEP Enable scan testing Input SCAN_OUTP Output from the scan chain Output SCAN_RAMWEP RAM write enable Input SELECT_CKOUT1N Select PLL test Input TN 3-state all LR4102 output and bidirectional signals Input Power Lines VDD, VDD2 VDD for CPU core and oscillator 2.5 V or 1.8 V Power VDD4 VDD for I/O 3.3 V Power PLLVDD1 VDD to PLL 2.5 V. Requires VDD CPU core and oscillator at 2.5 V, since PLL must be disabled for VDD CPU core and clock at 1.8 V Power VSS, VSS2, VSS4, PLLVSS1 VSS for CPU core, clock, I/O and PLL Power Table 5 LR4102 Signal List (Cont.) Signal Group Mnemonic Name Functional Description I/O (Sheet 4 of 4) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |