поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ISL51002 датащи(PDF) 24 Page - Intersil Corporation

номер детали ISL51002
подробное описание детали  10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTERSIL [Intersil Corporation]
домашняя страница  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ISL51002 датащи(HTML) 24 Page - Intersil Corporation

Back Button ISL51002 Datasheet HTML 20Page - Intersil Corporation ISL51002 Datasheet HTML 21Page - Intersil Corporation ISL51002 Datasheet HTML 22Page - Intersil Corporation ISL51002 Datasheet HTML 23Page - Intersil Corporation ISL51002 Datasheet HTML 24Page - Intersil Corporation ISL51002 Datasheet HTML 25Page - Intersil Corporation ISL51002 Datasheet HTML 26Page - Intersil Corporation ISL51002 Datasheet HTML 27Page - Intersil Corporation ISL51002 Datasheet HTML 28Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 32 page
background image
24
December 22, 2006
SOG
For component YPbPr signals, the sync signal is embedded
on the Y channel’s video, which is connected to the green
input, hence the name SOG (Sync on Green). The horizontal
sync information is encoded onto the video input by adding
the sync tip during the blanking interval. The sync tip level is
typically 0.3V below the video black level.
To minimize the loading on the green channel, the SOG input
for each of the green channels should be AC-coupled to the
ISL51002 through a series combination of a 10nF capacitor
and a 500
Ω resistor.
SOG Slicer (Figure 2)
The SOG input has programmable threshold, 40mV of
hysteresis, and an optional low pass filter than can be used
to remove high frequency video spikes (generated by
overzealous video peaking in a DVD player, for example)
that can cause false SOG triggers. The SOG threshold sets
the comparator threshold relative to the sync tip (the bottom
of the SOG pulse).
Inside the ISL51002, a 1µA pulldown ensures that each sync
tip triggersthe clamp circuit causing the tip to be clamped to a
600mV level. A comparator compares the SOG signal with an
internal 4-bit programmable threshold level reference ranging
from 0mV to 300mV above the sync clamp level. The SOG
threshold level, hysteresis, and low-pass filter is programmed
via registers 0x30and 0x31. If the Sync-On-Green function is
not needed, the SOGIN pin(s) may be left unconnected.
SYNC Processing
The ISL51002 can process sync signals from 3 different
sources: discrete HSYNC and VSYNC, composite sync on
the HSYNC input, or composite sync from a Sync-On-Green
(SOG) signal embedded on the Green video input. The
ISL51002 has SYNC activity detect functions to help the
firmware determine which sync source is available.
Macrovision
The ISL51002 automatically detects the presense of
Macrovision-encoded video. When Macrovision is detected,
it generates a mask signal that is ANDed with the incoming
SOG CSYNC signal to remove the Macrovision before the
HSYNC goes to the PLL. No additional programming is
required to support Macrovision.
The mask signal is also applied to the HSYNCOUT signal.
When Sync Mask Disable = 0, any Macrovision present on
the incoming sync will not be visible on HSYNCOUT. If the
application requires the Macrovision pulses to be visible on
HSYNCOUT, set the HSYNCOUT Mask Disable bit (register
0x7A bit 4).
Headswitching from Analog Videotape Signals
Occasionally this AFE may be used to digitize signals
coming from analog videotape sources. The most common
example of this is a Digital VCR (which for best signal quality
would be connected to this AFE with a component YPbPr
connection). If the digital VCR is playing an older analog
VHS tape, the sync signals from the VCR may contain the
worst of the traditional analog tape artifacts: headswitching.
Headswitching is traditionally the enemy of PLLs with large
capture ranges, because a headswitch can cause the
HSYNC period to change by as much as ±90%. To the PLL,
this can look like a frequency change of -50% to +900%,
causing errors in the output frequency (and obviously the
phase) to change. Subsequent HSYNCs have the correct,
original period, but most analog PLLs will take dozens of
lines to settle back to the correct frequency and phase after
a headswitch disturbance. This causes the top of the image
to “tear” during normal playback. In “trick modes” (fast
forward and rewind), the HSYNC signal has multiple
headswitch-like discontinuities, and many PLLs never settle
to the correct value before the next headswitch, rendering
the image completely unintelligible.
R(GB)IN0
CLAMP
GENERATION
R(GB)GND0
R(GB)IN1
R(GB)GND1
VGA0
VGA1
VGA2
VGA3
VIN+
VIN-
DC RESTORE
CLAMP DAC
VCLAMP
10-BIT ADC
OFFSET
DAC
FIXED
OFFSET
ABLC™
ABLC™
OFFSET
CONTROL
REGISTERS
ABLC™
FIXED
OFFSET
0X000
TO
ABLC
BLOCK
TO OUTPUT
FORMATTER
10
10
10
10
10
10
10
AUTOMATIC BLACK LEVEL
COMPENSATION (ABLC™) LOOP
DC RESTORATION
INPUT
BANDWIDTH
PGA
BANDWIDTH
CONTROL
10
R(GB)IN2
R(GB)GND2
R(GB)IN3
R(GB)GND3
FIGURE 1. VIDEO FLOW (INCLUDING ABLC™)
ISL51002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com