поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AMC131M02DFMR датащи(PDF) 28 Page - Texas Instruments

номер детали AMC131M02DFMR
подробное описание детали  AMC131M02 2-Channel, 64-kSPS, Simultaneous-Sampling, 24-Bit, Reinforced Isolated Delta-Sigma ADC With Integrated DC/DC Converter
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

AMC131M02DFMR датащи(HTML) 28 Page - Texas Instruments

Back Button AMC131M02DFMR Datasheet HTML 24Page - Texas Instruments AMC131M02DFMR Datasheet HTML 25Page - Texas Instruments AMC131M02DFMR Datasheet HTML 26Page - Texas Instruments AMC131M02DFMR Datasheet HTML 27Page - Texas Instruments AMC131M02DFMR Datasheet HTML 28Page - Texas Instruments AMC131M02DFMR Datasheet HTML 29Page - Texas Instruments AMC131M02DFMR Datasheet HTML 30Page - Texas Instruments AMC131M02DFMR Datasheet HTML 31Page - Texas Instruments AMC131M02DFMR Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 89 page
background image
CH0 Output
CH1 Output
Figure 8-13. Channels 1 and 0 From the Perspective of the Host
The valid setting range is from –OSR / 2 to (OSR / 2) – 1, except for OSRs greater than 1024, where the phase
calibration setting is limited to –512 to 511. If a value outside of –OSR / 2 and (OSR / 2) – 1 is programmed,
the device internally clips the value to the nearest limit. For example, if the OSR setting is programmed to 128
and the PHASEn[9:0] bits are programmed to 0001100100b corresponding to 100 modulator clock cycles, the
device sets the phase of the channel to 63 because that value is the upper limit of phase calibration for that OSR
setting. Table 8-6 gives the range of phase calibration settings for various OSR settings.
Table 8-6. Phase Calibration Setting Limits for Different OSR Settings
OSR SETTING
PHASE OFFSET RANGE (tMOD)
PHASEn[9:0] BITS RANGE
64
–32 to 31
11 1110 0000b to 00 0001 1111b
128
–64 to 63
11 1100 0000b to 00 0011 1111b
256
–128 to 127
11 1000 0000b to 00 0111 1111b
512
–256 to 255
11 0000 0000b to 00 1111 1111b
1024
–512 to 511
10 0000 0000b to 01 1111 1111b
2048
–512 to 511
10 0000 0000b to 01 1111 1111b
4096
–512 to 511
10 0000 0000b to 01 1111 1111b
8192
–512 to 511
10 0000 0000b to 01 1111 1111b
16384
–512 to 511
10 0000 0000b to 01 1111 1111b
Follow these steps to create a phase shift larger than half the sample period for OSRs less than 2048:
• Create a phase shift corresponding to an integer number of sample periods by modifying the indices between
channel data in software
• Use the phase calibration function of the AMC131M02 to create the remaining fractional sample period phase
shift
For example, to create a phase shift of 2.25 samples between channels 0 and 1, create a phase shift of two
samples by aligning sample N in the channel 0 output data stream with sample N+2 in the channel 1 output
data stream in the host software. Make the remaining 0.25 sample adjustment using the AMC131M02 phase
calibration function.
The phase calibration settings of the channels affect the timing of the data-ready interrupt signal, DRDY. See the
Data Ready (DRDY) section for more details regarding how phase calibration affects the DRDY signal.
8.3.13 Calibration Registers
The calibration registers allow for automatic computation of calibrated ADC conversion results from
preprogrammed values. The host can rely on the device to automatically correct for system gain and offset after
the error correction terms are programmed into the corresponding device registers. The measured calibration
coefficients must be stored in external nonvolatile memory and programmed into the registers each time the
AMC131M02 powers up because the AMC131M02 registers are volatile.
The offset calibration registers are used to correct for system offset error, otherwise known as zero error.
Offset error corresponds to the ADC output when the input to the system is zero. The AMC131M02 corrects
for offset errors by subtracting the contents of the OCALn[23:0] register bits in the CHn_OCAL_MSB and
CHn_OCAL_LSB registers from the conversion result for that channel before being output. There are separate
CHn_OCAL_MSB and CHnOCAL_LSB registers for each channel, which allows separate offset calibration
AMC131M02
SBASA56 – SEPTEMBER 2023
www.ti.com
28
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: AMC131M02



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com