поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8718SEDS/R датащи(PDF) 14 Page - Wolfson Microelectronics plc

номер детали WM8718SEDS/R
подробное описание детали  24 Bit Differential Stereo DAC with Volume Control
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8718SEDS/R датащи(HTML) 14 Page - Wolfson Microelectronics plc

Back Button WM8718SEDS/R Datasheet HTML 10Page - Wolfson Microelectronics plc WM8718SEDS/R Datasheet HTML 11Page - Wolfson Microelectronics plc WM8718SEDS/R Datasheet HTML 12Page - Wolfson Microelectronics plc WM8718SEDS/R Datasheet HTML 13Page - Wolfson Microelectronics plc WM8718SEDS/R Datasheet HTML 14Page - Wolfson Microelectronics plc WM8718SEDS/R Datasheet HTML 15Page - Wolfson Microelectronics plc WM8718SEDS/R Datasheet HTML 16Page - Wolfson Microelectronics plc WM8718SEDS/R Datasheet HTML 17Page - Wolfson Microelectronics plc WM8718SEDS/R Datasheet HTML 18Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 32 page
background image
WM8718
Production Data
w
PD Rev 4.3 November 2006
14
DEVICE DESCRIPTION
INTRODUCTION
The WM8718 is a high performance DAC designed for digital consumer audio applications. Its
range of features makes it ideally suited for use in DVD players, AV receivers and other high-end
consumer audio equipment.
WM8718 is a complete 2-channel differential stereo audio digital-to-analogue converter, including
digital interpolation filter, multi-bit sigma delta with dither, switched capacitor multi-bit stereo DAC.
The WM8718 includes an on-chip digital volume control, configurable digital audio interface and a
3 wire MPU control interface. The WM8718 has left and right zero flag output pins, allowing the
user to control external muting circuits. It is fully compatible and an ideal partner for a range of
industry standard microprocessors, controllers and DSPs.
The software control interface may be asynchronous to the audio data interface. The control data
will be re-synchronised to the audio processing internally.
Operation using a master clock of 256fs, 384fs, 512fs or 768fs is provided, selection between
clock rates being automatically controlled. Sample rates (fs) from less than 8kHz to 192kHz are
allowed, provided the appropriate master clock is input. The audio data interface supports right
justified, left justified and I
2S (Philips left justified, one bit delayed) interface formats along with a
highly flexible DSP serial port interface.
The device is packaged in a small 20-lead SSOP.
CLOCKING SCHEMES
In a typical digital audio system there is one central clock source producing a reference clock to
which all audio data processing is synchronised. This clock is often referred to as the audio
system’s Master Clock. The external master system clock can be applied directly through the
MCLK input pin with no software configuration necessary for sample rate selection.
Note that on the WM8718, MCLK is used to derive clocks for the DAC path. The DAC path
consists of DAC sampling clock, DAC digital filter clock and DAC digital audio interface timing. In
a system where there are a number of possible sources for the reference clock, it is
recommended that the clock source with the lowest jitter be used to optimise the performance of
the DAC.
DIGITAL AUDIO INTERFACE
Audio data is applied to the internal DAC filters via the Digital Audio Interface. Five popular
interface formats are supported:
Left Justified mode
Right Justified mode
I
2S mode
DSP Mode A
DSP Mode B
All five formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits with the
exception that 32 bit data is not supported in right justified mode.
DIN and LRCIN maybe
configured to be sampled on the rising or falling edge of BCKIN.
In left justified, right justified and I
2S modes, the digital audio interface receives data on the DIN
input. Audio Data is time multiplexed with LRCIN indicating whether the left or right channel is
present. LRCIN is also used as a timing reference to indicate the beginning or end of the data
words. The minimum number of BCKINs per LRCIN period is 2 times the selected word length.
LRCIN must be high for a minimum of word length BCKINs and low for a minimum of word length
BCKINs. Any mark to space ratio on LRCIN is acceptable provided the above requirements are
met.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com