| поискавой системы для электроныых деталей |
|
VSC8541-02 датащи(PDF) 45 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
VSC8541-02 датащи(HTML) 45 Page - Microchip Technology |
|
45 / 101 page ![]() Registers VMDS-10513 VSC8541-02 Datasheet Revision 4.1 36 4.2.11 MMD Access Control Register The bits in register 13 of the main register space are a window to the EEE registers as defined in IEEE 802.3az-2010 Clause 45. 4.2.12 MMD Address or Data Register The bits in register 14 of the main register space are a window to the EEE registers as defined in IEEE 802.3az-2010 Clause 45. 4.2.13 1000BASE-T Status Extension 1 Register 15 provides additional information about the operation of the device 1000BASE-T communications. The following table shows the readouts available. 4.2.14 100BASE-TX Status Extension Register 16 in the main registers page space provides additional information about the status of the 100BASE-TX operation. Table 32 • MMD EEE Access, Address 13 (0x0D) Bit Name Access Description 15:14 Function R/W 00: Address. 01: Data, no post increment. 10: Data, post increment for read and write. 11: Data, post increment for write only. 13:5 Reserved RO Reserved. 4:0 DVAD R/W Device address as defined in IEEE 802.3az-2010 table 45–1. Table 33 • MMD Address or Data Register, Address 14 (0x0E) Bit Name Access Description 15:0 Register Address/Data R/W When register 13.15:14 = 2'b00, address of register of the device that is specified by 13.4:0. Otherwise, the data to be written to or read from the register. Table 34 • 1000BASE-T Status Extension 1, Address 15 (0x0F) Bit Name Access Description Default 15 Reserved RO Reserved 14 1000BASE-X HDX capability RO 1: PHY is 1000BASE-X HDX capable 0 13 1000BASE-T FDX capability RO 1: PHY is 1000BASE-T FDX capable 1 12 1000BASE-T HDX capability RO 1: PHY is 1000BASE-T HDX capable 1 11:0 Reserved RO Reserved Table 35 • 100BASE-TX Status Extension, Address 16 (0x10) Bit Name Access Description Default 15 100BASE-TX Descrambler RO 1: Descrambler locked. 0 14 100BASE-TX lock error RO Self-clearing bit. 1: Lock error detected. 0 13 100BASE-TX disconnect state RO Self-clearing bit. 1: PHY 100BASE-TX link disconnect detected. 0 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |