| поискавой системы для электроныых деталей |
|
CS5535 датащи(PDF) 319 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CS5535 датащи(HTML) 319 Page - National Semiconductor (TI) |
|
319 / 555 page ![]() Revision 0.8 319 www.national.com DIVIL Register Descriptions (Continued) The enables default to 0. If 0, reads or writes to the indicated device are blocked during activity. This may cause an SSMI or ERROR if enabled by the associated MSR. Thus, writes are discarded and reads return all Fs. If an enable is 0, a chip select for the indicated device is not asserted. If an enable is 1, the indicated device is available for access during activity. DIVIL_AC_DMA Register Map 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 87654321 0 RSVD RSVD DIVIL_AC_DMA Bit Descriptions Bit Name Description 31:18 RSVD Reserved. Reads return 0; writes have no effect. 17 AC_DMA_W Allow DMA Writes during DMA Activity. If set, this bit allows writes to the DMA con- troller during DMA activity (data transfers). This mechanism may be used, among other things, to abort a hung DMA transfer. If clear, DMA controller writes are locked out dur- ing DMA activity. 16 AC_DMA_R Allow DMA Reads during DMA Activity. If set, this bit allows reads from the DMA controller during DMA activity (data transfers). If clear, DMA controller reads are locked out during DMA activity. 15:4 RSVD Reserved. Reads return 0; writes have no effect. 3 AC_DMA_LPC_ IW LPC I/O Writes during LPC DMA If set, this bit allows I/O writes to the LPC bus during LPC DMA transfer. If clear, I/O writes are locked out during LPC DMA transfers. 2 AC_DMA_LPC_IR LPC I/O Reads during LPC DMA. If set, this bit allows I/O reads to the LPC bus during LPC DMA transfer. If clear, I/O reads are locked out during LPC DMA transfers. 1 AC_DMA_LPC_ MW LPC Memory Writes during LPC DMA. If set, this bit allows memory writes to the LPC bus during LPC DMA transfer. If clear, memory writes are locked out during LPC DMA transfers. 0 AC_DMA_LPC_ MR LPC Memory Reads during LPC DMA. If set, this bit allows memory reads to the LPC bus during LPC DMA transfer. If clear, memory reads are locked out during LPC DMA transfers. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |