CS5535 datasheet(224/555 Pages) NSC

224 / 555 page

www.national.com

224

Revision 0.8

GLPCI_SB Register Descriptions (Continued)

5.2.2.3

PCI Configuration Space Header Byte 0-3 (GLPCI_PCIHEAD_BYTE0-3)

Reads back the value of PCI Configuration Space Header Byte 0-3 (GLPCI_PCI_HEAD_BYTE0-3). See Section 5.2.3.1 on

page 225 for register map and bit definitions.

5.2.2.4

PCI Configuration Space Header Byte 4-7 (GLPCI_PCIHEAD_BYTE4-7)

Reads back the value of PCI Configuration Space Header Byte 4-7 (GLPCI_PCI_HEAD_BYTE4-7). See Section 5.2.3.2 on

page 226 for register map and bit definitions.

5.2.2.5

PCI Configuration Space Header Byte 8-B (GLPCI_PCIHEAD_BYTE8-B)

Reads back the value of PCI Configuration Space Header Byte 8-B (GLPCI_PCI_HEAD_BYTE8-B). See Section 5.2.3.3

on page 226 for register map and bit definitions.

5.2.2.6

PCI Configuration Space Header Byte C-F (GLPCI_PCIHEAD_BYTEC-F)

Reads back the value of PCI Configuration Space Header Byte C-F (GLPCI_PCI_HEAD_BYTEC-F). See Section 5.2.3.4

on page 227 for register map and bit definitions.

SPACE

Region Space Indicator.

0: Memory space.

1: I/O space.

31:12

BASE

Base of Region. For memory use [31:12] as base of address bits [31:12].

For I/O use [31:14] as base of address bits [19:2]. (Note 1)

11:4

RSVD (RO)

Reserved (Read Only). Returns 0.

3PF

Prefetchable. If region is memory and this bit is set, it indicates a prefetechable memory

region. Reads to this region have no side-effects. If region is I/O and this bit is set, post all

I/O writes to this region.

RSVD (RO)

Reserved (Read Only). Returns 0.

1RH

Retry/Hold. Defines whether GLPCI_SB PCI slave generates a retry condition or holds

the PCI bus until cycle completion. Note that even if hold is selected, the cycle will be ter-

minated if initial latency time-out is reached.

0: Retry.

1: Hold.

0EN

Region Enable. Set to 1 to enable access to this region.

Note 1. For memory, 4 kB granularity, inclusive: [63:44] <= address[31:12] <= [31:12].

For I/O, 4B granularity, inclusive: [63:46] <= address[19:2] <= [31:14].

MSR Address

51000030h

Type

Reset Value

00000000_002A100Bh

MSR Address

51000031h

Type

Reset Value

00000000_00000000h

MSR Address

51000032h

Type

Reset Value

00000000_00000000h

MSR Address

51000033h

Type

Reset Value

00000000_00000000h

GLPCI_REGCONF[x] Bit Descriptions (Continued)

Bit

Name

Description

CS5535 датащи(PDF) 224 Page - National Semiconductor (TI)

CS5535 датащи(HTML) 224 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL