поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8985GEFL/R датащи(PDF) 79 Page - Wolfson Microelectronics plc

номер детали WM8985GEFL/R
подробное описание детали  Multimedia CODEC With Class D Headphone and Line Out
PDF  118 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8985GEFL/R датащи(HTML) 79 Page - Wolfson Microelectronics plc

Back Button WM8985GEFL/R Datasheet HTML 75Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 76Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 77Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 78Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 79Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 80Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 81Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 82Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 83Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 118 page
background image
Pre-Production
WM8985
w
PP, Rev 3.4, October 2006
79
MASTER CLOCK AND PHASE LOCKED LOOP (PLL)
The WM8985 has an on-chip phase-locked loop (PLL) circuit that can be used to:
Generate master clocks for the WM8985 audio functions from another external clock, e.g. in
telecoms applications.
Generate and output (on pin CSB/GPIO1) a clock for another part of the system that is derived from
an existing audio master clock.
Figure shows the PLL and internal clocking on the WM8985.
The PLL can be enabled or disabled by the PLLEN register bit.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R1 (01h)
Power
management 1
5
PLLEN
0
PLL enable
0 = PLL off
1 = PLL on
Table 46 PLLEN Control Bit
Figure 38 PLL and Clock Select Circuit
The PLL frequency ratio R = f2/f1 (see Figure ) can be set using the register bits PLLK and PLLN:
PLLN = int R
PLLK = int (224 (R-PLLN))
EXAMPLE:
MCLK=12MHz, required clock = 12.288MHz.
R should be chosen to ensure 5 < PLLN < 13. There is a fixed divide by 4 in the PLL and a
selectable divide by N after the PLL which should be set to divide by 2 to meet this requirement.
Enabling the divide by 2 sets the required f2 = 4 x 2 x 12.288MHz = 98.304MHz.
R = 98.304 / 12 = 8.192
PLLN = int R = 8
k = int ( 224 x (8.192 – 8)) = 3221225 = 3126E9h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com