поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST7789V2 датащи(PDF) 44 Page - Sitronix Technology Co., Ltd.

номер детали ST7789V2
подробное описание детали  Single chip TFT-LCD Controller/Driver with On-chip Frame Memory (FM)
PDF  319 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SITRONIX [Sitronix Technology Co., Ltd.]
домашняя страница  http://www.sitronix.com.tw
Logo SITRONIX - Sitronix Technology Co., Ltd.

ST7789V2 датащи(HTML) 44 Page - Sitronix Technology Co., Ltd.

Back Button ST7789V2 Datasheet HTML 40Page - Sitronix Technology Co., Ltd. ST7789V2 Datasheet HTML 41Page - Sitronix Technology Co., Ltd. ST7789V2 Datasheet HTML 42Page - Sitronix Technology Co., Ltd. ST7789V2 Datasheet HTML 43Page - Sitronix Technology Co., Ltd. ST7789V2 Datasheet HTML 44Page - Sitronix Technology Co., Ltd. ST7789V2 Datasheet HTML 45Page - Sitronix Technology Co., Ltd. ST7789V2 Datasheet HTML 46Page - Sitronix Technology Co., Ltd. ST7789V2 Datasheet HTML 47Page - Sitronix Technology Co., Ltd. ST7789V2 Datasheet HTML 48Page - Sitronix Technology Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 319 page
background image
ST7789V2
Version 1.0
Page 44 of 319
2016/11
Sitronix Confidential
The information contained herein is the exclusive property of Sitronix and shall not be distributed, reproduced, or
disclosed in whole or in part without prior written permission of Sitronix.
7.4.3
Serial Interface Characteristics (4-line serial):
Figure 5 4-line serial Interface Timing Characteristics
VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25
Signal
Symbol
Parameter
MIN
MAX
Unit
Description
CSX
TCSS
Chip select setup time (write)
15
ns
TCSH
Chip select hold time (write)
15
ns
TCSS
Chip select setup time (read)
60
ns
TSCC
Chip select hold time (read)
65
ns
TCHW
Chip select “H” pulse width
40
ns
SCL
TSCYCW
Serial clock cycle (Write)
16
ns
-write command & data
ram
TSHW
SCL “H” pulse width (Write)
7
ns
TSLW
SCL “L” pulse width (Write)
7
ns
TSCYCR
Serial clock cycle (Read)
150
ns
-read command & data
ram
TSHR
SCL “H” pulse width (Read)
60
ns
TSLR
SCL “L” pulse width (Read)
60
ns
D/CX
TDCS
D/CX setup time
10
ns
TDCH
D/CX hold time
10
ns
SDA
(DIN)
TSDS
Data setup time
7
ns
TSDH
Data hold time
7
ns
DOUT
TACC
Access time
10
50
ns
For maximum CL=30pF
For minimum CL=8pF
TOH
Output disable time
15
50
ns
Table 6 4-line serial Interface Characteristics
Note : The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com