| поискавой системы для электроныых деталей |
|
ADV7340EBZ датащи(PDF) 16 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7340EBZ датащи(HTML) 16 Page - Analog Devices |
|
16 / 88 page ![]() ADV7340/ADV7341 Rev. 0 | Page 16 of 88 Y9 TO Y2/ Y9 TO Y0 Cb0 Y0 Cr0 Y1 b a P_HSYNC P_VSYNC P_BLANK c Y OUTPUT a AND b AS PER RELEVANT STANDARD. c = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING SPECIFICATION SECTION OF THE DATA SHEET. A FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A FALLING EDGE OF TRI-LEVEL SYNC ON THE OUTPUT AFTER A TIME EQUAL TO THE PIPELINE DELAY. Figure 17. HD-DDR, 8-/10-Bit, 4:2:2 YCrCb (HSYNC/VSYNC) Input Timing Diagram Cb Y Cr Y PAL = 264 CLOCK CYCLES NTSC = 244 CLOCK CYCLES S9 TO S0/ Y9 TO Y0* S_VSYNC S_HSYNC *SELECTED BY SUBADDRESS 0x01, BIT 7. Figure 18. SD Input Timing Diagram (Timing Mode 1) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |