поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

THS1230CPWR датащи(PDF) 4 Page - Texas Instruments

номер детали THS1230CPWR
подробное описание детали  3.3-V, 12-BIT, 30 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH POWER DOWN
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

THS1230CPWR датащи(HTML) 4 Page - Texas Instruments

  THS1230CPWR Datasheet HTML 1Page - Texas Instruments THS1230CPWR Datasheet HTML 2Page - Texas Instruments THS1230CPWR Datasheet HTML 3Page - Texas Instruments THS1230CPWR Datasheet HTML 4Page - Texas Instruments THS1230CPWR Datasheet HTML 5Page - Texas Instruments THS1230CPWR Datasheet HTML 6Page - Texas Instruments THS1230CPWR Datasheet HTML 7Page - Texas Instruments THS1230CPWR Datasheet HTML 8Page - Texas Instruments THS1230CPWR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 22 page
background image
www.ti.com
RECOMMENDED OPERATING CONDITIONS
THS1230
SLAS291B – OCTOBER 2000 – REVISED MARCH 2004
over operating free-air temperature range, T
A (unless otherwise noted)
MIN
NOM
MAX
UNIT
POWER SUPPLY
Supply voltage
AVDD
3.0
3.3
3.6
V
DVDD
ANALOG AND REFERENCE INPUTS
Reference input voltage
VREFT
fCLK = 5 MHz to 30 MHz
2.0
2.15
2.5
V
VREFB
fCLK = 5 MHz to 30 MHz
1.05
1.15
1.3
Reference voltage differential, VREFT – VREFB
fCLK = 5 MHz to 30 MHz
0.95
1.0
1.05
V
Analog input voltage differential, (AIN+) – (AIN–)(1)
CON1 = 0, CON0 = 1
–1.0
1.0
V
CON1 = 1, CON0 = 0
–2.0
2.0
Analog input capacitance, Ci
10
pF
Clock input (2)
0
AVDD
V
DIGITAL OUTPUTS
Minimum digital output load resistance, RL
100
k
Maximum digital output load capacitance, Ci
0
10
15
pF
DIGITAL INPUTS
High-level input voltage, VIH
2.4
DVDD
V
Low-level input voltage, VIL
DGND
0.8
V
Clock frequency, fCLK
(3)
5
30
MHz
Clock pulse duration, tw(CLKL), tw(CLKH)
fCLK = 30 MHz
15
16.7
18.3
ns
Operating free-air temperature, TA
TH1230
0
70
°C
TJ1230
–40
85
(1)
Based on VREFT – VREFB = 1.0 V, varies proportional to the VREFT – VREFB value. AIN+ and AIN– inputs must always be greater than 0 V
and less than AVDD.
(2)
Clock pin is referenced to AGND and powered by AVDD.
(3)
Clock frequency can be extended to this range without degradation of performance.
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com