CS5920 datasheet(26/160 Pages) AMCC

26 / 160 page

S5920 – PCI Product

Revision 1.01 – November 28, 2005

AMCC Confidential and Proprietary

DS1596

Data Book

To increase data throughput, the Pass-Thru channel

incorporates two 32-byte FIFOs. One FIFO is dedi-

cated to PCI read data while the other is dedicated to

PCI write data. Enabling the write FIFO allows the

S5920 to accept zero wait state bursts from the PCI

bus regardless of the Add-On bus application design

speed. Figure 4 illustrates the Pass-Thru block.

Enabling the read FIFO allows data to be optionally

prefetched from the Add-On Bus. This can greatly

improve performance of slow Add-On bus designs.

PCI read cycles can be performed with zero wait

states since data has been prefetched into the FIFO.

Either of the write/read FIFOs can be disabled or

enabled to tune system performance.

The Add-On bus can be operated in two different

modes: active or passive. The passive mode of opera-

tion mimics that of the S5933 Add-On bus operation.

The user design drives S5920 pins to read or write

data. In active mode, the Add-On bus is driven from an

S5920 internal state machine. This reduces compo-

nent count in cost-sensitive designs. Active mode also

incorporates programmable wait states from 0 to 7.

Figure 5. Pass-Thru Block Diagram

Add-On

Decode

Control

Pass-Thru Register

32-Byte

FIFO

Status/CTRL Register

PCI

Decode

Control

Endian

Conv.

Endian

Conv.

32-Byte

FIFO

CS5920 датащи(PDF) 26 Page - Applied Micro Circuits Corporation

CS5920 датащи(HTML) 26 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL