| поискавой системы для электроныых деталей |
|
ADF4002 датащи(PDF) 16 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADF4002 датащи(HTML) 16 Page - Analog Devices |
|
16 / 24 page ![]() ADF4002 Rev. 0 | Page 16 of 24 Charge Pump Currents CPI3, CPI2, and CPI1 program Current Setting 1 for the charge pump. CPI6, CPI5, and CPI4 program Current Setting 2 for the charge pump. See Figure 19 for the truth table. PD Polarity This bit sets the phase detector polarity bit (see Figure 19). CP Three-State This bit controls the CP output pin. Setting the bit high, puts the CP output into three-state. With the bit set low, the CP output is enabled. THE INITIALIZATION LATCH The initialization latch is programmed when C2, C1 = 1, 1. This is essentially the same as the function latch (programmed when C2, C1 = 1, 0). However, when the initialization latch is programmed there is an additional internal reset pulse applied to the R and N counters. This pulse ensures that the N counter is at load point when the N counter data is latched and the device begins counting in close phase alignment. If the latch is programmed for synchronous power-down (CE pin is high; PD1 bit is high; and PD2 bit is low), the internal pulse also triggers this power-down. The prescaler reference and the oscillator input buffer are unaffected by the internal reset pulse, thereby maintaining close phase alignment when counting resumes. When the first N counter data is latched after initialization, the internal reset pulse is reactivated. However, successive AB counter loads after this do not trigger the internal reset pulse. Device Programming After Initial Power-Up After initially powering up the device, there are three ways to program the device. Initialization Latch Method 1. Apply VDD. 2. Program the initialization latch (11 in two LSBs of input word). Make sure that the F1 bit is programmed to 0. 3. Conduct a function latch load (10 in two LSBs of the control word). Make sure that the F1 bit is programmed to 0. 4. Perform an R load (00 in two LSBs). 5. Perform an N load (01 in two LSBs). When the initialization latch is loaded, the following occurs: • The function latch contents are loaded. • An internal pulse resets the R, N, and timeout counters to load-state conditions and three-states the charge pump. Note that the prescaler band gap reference and the oscillator input buffer are unaffected by the internal reset pulse, allowing close phase alignment when counting resumes. • Latching the first N counter data after the initialization word activates the same internal reset pulse. Successive N loads do not trigger the internal reset pulse unless there is another initialization. CE Pin Method 1. Apply VDD. 2. Bring CE low to put the device into power-down. This is an asynchronous power-down because it happens immediately. 3. Program the function latch (10). 4. Program the R counter latch (00). 5. Program the N counter latch (01). 6. Bring CE high to take the device out of power-down. The R and N counters resume counting in close alignment. Note that after CE goes high, a duration of 1 μs can be required for the prescaler band gap voltage and oscillator input buffer bias to reach steady state. CE can be used to power the device up and down to check for channel activity. The input register does not need to be reprogrammed each time the device is disabled and enabled, as long as it has been programmed at least once after VDD was initially applied. Counter Reset Method 1. Apply VDD. 2. Do a function latch load (10 in two LSBs). As part of this step, load 1 to the F1 bit. This enables the counter reset. 3. Perform an R counter load (00 in two LSBs). 4. Perform an N counter load (01 in two LSBs). 5. Do a function latch load (10 in two LSBs). As part of this step, load 0 to the F1 bit. This disables the counter reset. This sequence provides the same close alignment as the initialization method. It offers direct control over the internal reset. Note that counter reset holds the counters at load point and three-states the charge pump, but does not trigger synchronous power-down. |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |