EM6821 datasheet(41/68 Pages) EMMICRO

41 / 68 page

EM6821

www.emmicroelectronic.com

10. Interrupt Controller

The EM6821 has 12 different interrupt request sources, each of which is maskable. Five of them come from

external sources and seven from internal sources.

External(4)

- Port A,

PA[3] .. PA[0] inputs

- Serial Interface

Internal(8)

- Prescaler

Ck[1], Blink, 32Hz/8Hz

- Melody timer

- Serial Interface

- Millisecond-Counter 1/10Sec or 1Sec

- 10-bit Counter

Count0, CountComp

To be able to send an interrupt to the CPU, at least one of the interrupt request flags must ‘1’ (IRQxx) and the

general interrupt enable bit IntEn located in the register RegSysCntl1 must be set to 1. The interrupt request

flags can only be set high by a positive edge on the IRQxx data flip-flop while the corresponding mask register

bit (MaskIRQxx) is set to 1.

At power on or after any reset all interrupt request mask registers are cleared and therefore do not allow any

interrupt request to be stored. Also the general interrupt enable IntEn is set to 0 (No IRQ to CPU) by reset.

After each read operation on the interrupt request registers RegIRQ1, RegIRQ2 or RegIRQ3 the contents of

the addressed register are reset. Therefore one has to make a copy of the interrupt request register if there

was more than one interrupt to treat. Each interrupt request flag may also be reset individually by writing 1 into

it .

Interrupt handling priority must be resolved through software by deciding which register and which flag inside

the register need to be serviced first.

Since the CPU has only one interrupt subroutine and the IRQxx registers are cleared after reading, the CPU

does not miss any interrupt request which comes during the interrupt service routine. If any occurs during this

time a new interrupt will be generated as soon as the software comes out of the current interrupt subroutine.

Figure 31. Interrupt Controller Block Diagram

Interrupt Request

Capture Register

12 Input-OR

Read

ClrIntBit

Reset

General

INT En

IRQ to µP

One of these Blocks for each IRQ

DB[n]

IRQxx

Write

Mask

Write

EM6821 датащи(PDF) 41 Page - EM Microelectronic - MARIN SA

EM6821 датащи(HTML) 41 Page - EM Microelectronic - MARIN SA

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

датащи скачать

ссылки URL