MFS5600AMMA7ES datasheet(45/111 Pages) NXP

45 / 111 page

NXP Semiconductors

FS5600

Automotive buck regulator and controller with voltage monitors and watchdog timer

The polarity of the fault signals is configurable using FCCU12_FLT_POL register:

• When FCCU12_FLT_POL = 0, FCCU1 = 0 or FCCU2 = 1 is a fault

• When FCCU12_FLT_POL = 1, FCCU1 = 1 or FCCU2 = 0 is a fault

The FS0B is asserted when an FCCU fault is detected and the state machine returns to

INIT_RUN state.

It is possible to program the PGOOD1 and PGOOD2 pins to also toggle during an FCCU

fault if they are programmed to do so via OTP. PGOOD1/2 may be used to assert RESET

of the MCU in this case. See Section 17.6 on PGOOD for details.

17.4.2 Single/independent FCCU monitoring

When FCCU12_BISTABLE = 0, FCCU1 and FCCU2 may be used for independent signal

monitoring.

Either or both FCCU pins may be used in this configuration.

For FCCU1/2 the polarity of the fault signal is configurable using FCCU1/2_FLT_POL

• When FCCUx_FLT_POL = 0, LOW level on FCCUx is a fault

• When FCCUx_FLT_POL = 1, HIGH-level on FCCUx is a fault

The FS0B pin is asserted when an FCCU fault is detected and the state machine returns

to INIT_RUN state.

It is possible to program the PGOOD1 and PGOOD2 pins also to assert during an FCCU

fault. PGOOD1/2 may be used to assert RESET of the MCU in this case.

17.4.3 FCCU status reporting via interrupt register

The FCCU12_ERR bit is set high when an error in FCCU12 (bi-stable) is detected.

FCCU1_ERR bit is set high when an error in FCCU1 is detected. FCCU2_ERR bit is set

high when an error in FCCU2 is detected. Table 43 summarizes the error scenarios for

FCCU1/2.

FCCU1/2FLT_POL

FCCU1 pin

FCCU2 pin

Status

Error

No Error

Error

No Error

Error

Table 43. FCCU1/2 status reporting error scenarios

17.5 External signal monitoring using ERRMON

GPIO1 and GPIO3 may be configured as ERRMON1 and ERRMON2 by setting

OTP_GPIO1_CFG[1:0] = 0b10 and OTP_GPIO3_CFG[1:0] = 0b10 respectively. When

FS5600

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 2 August 2022

45 / 111

MFS5600AMMA7ES датащи(PDF) 45 Page - NXP Semiconductors

MFS5600AMMA7ES датащи(HTML) 45 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL