поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PCF8545ATT датащи(PDF) 40 Page - NXP Semiconductors

номер детали PCF8545ATT
подробное описание детали  Universal LCD driver for multiplex rates up to 1:8
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8545ATT датащи(HTML) 40 Page - NXP Semiconductors

Back Button PCF8545ATT Datasheet HTML 36Page - NXP Semiconductors PCF8545ATT Datasheet HTML 37Page - NXP Semiconductors PCF8545ATT Datasheet HTML 38Page - NXP Semiconductors PCF8545ATT Datasheet HTML 39Page - NXP Semiconductors PCF8545ATT Datasheet HTML 40Page - NXP Semiconductors PCF8545ATT Datasheet HTML 41Page - NXP Semiconductors PCF8545ATT Datasheet HTML 42Page - NXP Semiconductors PCF8545ATT Datasheet HTML 43Page - NXP Semiconductors PCF8545ATT Datasheet HTML 44Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 68 page
background image
NXP Semiconductors
PCF8545
Universal LCD driver for multiplex rates up to 1:8
013aaa463
A
0
S 0 1 1 1 0
1
target address
readout byte
A P
R/W = 1
A
acknowledge
acknowledge
from controller
0
0
0
0
0
1
1
1
A
0
(1)
1. From PCF8545.
Figure 31. I2C-bus protocol read mode
In the unlikely case that the chip has entered the internal test mode, detection of this
state is possible by using the modified status read-out detailed in Table 28. The read out
value is modified to indicate that the chip has entered an internal test mode.
Bit
Symbol
Value
Description
7 to 1
-
1111 000
fixed value
0
read back value is 1111 0000
0
A0
1
read back value is 1111 0001
Table 28. Modified status read out value
EMC detection
The PCF8545 is ruggedized against EMC susceptibility; however it is not possible to
cover all cases. To detect if a severe EMC event has occurred, it is possible to check the
responsiveness of the device by reading its register.
8.3 SPI-bus interface
Data transfer to the device is made via a 3 line SPI-bus (see Table 29). There is no
output data line. The SPI-bus is initialized whenever the chip enable line pin CE is
inactive.
Symbol
Function
Description
CE
chip enable input[1]; active LOW
when HIGH, the interface is reset
SCL
serial clock input
input may be higher than VDD
SDI
serial data input
input may be higher than VDD; input data is
sampled on the rising edge of SCL
Table 29. Serial interface
[1]
The chip enable must not be wired permanently LOW.
8.3.1 Data transmission
The chip enable signal is used to identify the transmitted data. Each data transfer is a
byte with the Most Significant Bit (MSB) sent first.
The transmission is controlled by the active LOW chip enable signal CE. The first byte
transmitted is the subaddress byte.
PCF8545
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 2 — 4 October 2021
40 / 68



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com