поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ES9219 датащи(PDF) 28 Page - ESS Technology,Inc

номер детали ES9219
подробное описание детали  32-bit Stereo Low Power DAC with Headphone Amplifier, Analog Volume Control, and Output Switch
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ESS [ESS Technology,Inc]
домашняя страница  http://www.esstech.com
Logo ESS - ESS Technology,Inc

ES9219 датащи(HTML) 28 Page - ESS Technology,Inc

Back Button ES9219 Datasheet HTML 24Page - ESS Technology,Inc ES9219 Datasheet HTML 25Page - ESS Technology,Inc ES9219 Datasheet HTML 26Page - ESS Technology,Inc ES9219 Datasheet HTML 27Page - ESS Technology,Inc ES9219 Datasheet HTML 28Page - ESS Technology,Inc ES9219 Datasheet HTML 29Page - ESS Technology,Inc ES9219 Datasheet HTML 30Page - ESS Technology,Inc ES9219 Datasheet HTML 31Page - ESS Technology,Inc ES9219 Datasheet HTML 32Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 67 page
background image
ES9219 Datasheet
February 27, 2020
CONFIDENTIAL ADVANCE INFORMATION 1.0.4
ESS TECHNOLOGY, INC. 237 South Hillview Drive, Milpitas, CA 95035, USA Tel (408) 643-8800 • Fax (408) 643-8801
28
Start
Start
Start
Stop
Figure 6. I2C Control Interface
Parameter
Symbol
CLK
Constraint
Standard-Mode
Fast-Mode
Unit
MIN
MAX
MIN
MAX
SCL Clock Frequency
fSCL
< CLK/20
0
100
0
400
kHz
START condition hold time
tHD,STA
4.0
-
0.6
-
s
LOW period of SCL
tLOW
>10/CLK
4.7
-
1.3
-
s
HIGH period of SCL (>10/CLK)
tHIGH
>10/CLK
4.0
-
0.6
-
s
START condition setup time (repeat)
tSU,STA
4.7
-
0.6
-
s
SDA hold time from SCL falling
-
All except NACK read
-
NACK read only
tHD,DAT
0
2/CLK
-
0
2/CLK
-
s
s
SDA setup time from SCL rising
tSU,DAT
250
-
100
-
ns
Rise time of SDA and SCL
tr
-
1000
300
ns
Fall time of SDA and SCL
tf
-
300
300
ns
STOP condition setup time
tSU,STO
4
-
0.6
-
s
Bus free time between transmissions
tBUF
4.7
-
1.3
-
s
Capacitive load for each bus line
Cb
-
400
-
400
pF
The I2C master clock is affected by the clock gearing. If the auto clock gearing lowers CLK by too much it can cause I2C transactions to fail. See
Register 29: GPIO CONFIGURATION AND AUTO CLOCK GEAR for clock gearing options.
CLK Requirement
t(SCL high) >=10*t(Clock Gear(CLK))
t(SCL low) >=10*t(Clock Gear(CLK))
The system must ensure this condition can still be met when enabling automatic clock gearing. If the criterion cannot be met for all clock gear
settings, then the clock gearing must be limited using Register 29: GPIO CONFIGURATION AND AUTO CLOCK GEAR.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com