| поискавой системы для электроныых деталей |
|
CEC1712 датащи(PDF) 76 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
CEC1712 датащи(HTML) 76 Page - Microchip Technology |
|
76 / 338 page ![]() CEC1712 DS00003416C-page 76 2020-2021 Microchip Technology Inc. 4.9.5 PROCESSOR CLOCK CONTROL REGISTER 4.9.6 SLOW CLOCK CONTROL REGISTER 4.9.7 OSCILLATOR ID REGISTER Offset 04h Bits Description Type Default Reset Event 31:8 Reserved RES - - 7:0 PROCESSOR_CLOCK_DIVIDE The following list shows examples of settings for this field and the resulting EC clock rate. 48=divide the 48MHz clock by 48 (1MHz processor clock) 16=divide the 48MHz clock by 16 (4MHz processor clock) 4=divide the 48MHz clock by 4 (12MHz processor clock) 3=divide the 48MHz clock by 3 (16MHz processor clock) 1=divide the 48MHz clock by 1 (48MHz processor clock) No other values are supported. R/W 4h RESET _SYS Offset 08h Bits Description Type Default Reset Event 31:10 Reserved RES - - 9:0 SLOW_CLOCK_DIVIDE Configures the 100KHz clock domain. n=Divide by n 0=Clock off The default setting is for 100KHz. R/W 1E0h RESET _SYS Offset 0Ch Bits Description Type Default Reset Event 31:9 Reserved RES - - 8 PLL_LOCK Phase Lock Loop Lock Status R0h RESET _SYS 7:0 TEST R N/A RESET _SYS |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |