поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DP8428 датащи(PDF) 7 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали DP8428
подробное описание детали  1 Megabit High Speed Dynamic RAM Controller/Drivers
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP8428 датащи(HTML) 7 Page - National Semiconductor (TI)

Back Button DP8428 Datasheet HTML 3Page - National Semiconductor (TI) DP8428 Datasheet HTML 4Page - National Semiconductor (TI) DP8428 Datasheet HTML 5Page - National Semiconductor (TI) DP8428 Datasheet HTML 6Page - National Semiconductor (TI) DP8428 Datasheet HTML 7Page - National Semiconductor (TI) DP8428 Datasheet HTML 8Page - National Semiconductor (TI) DP8428 Datasheet HTML 9Page - National Semiconductor (TI) DP8428 Datasheet HTML 10Page - National Semiconductor (TI) DP8428 Datasheet HTML 11Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 26 page
background image
DP8428DP8429 Mode Descriptions
MODE 0 – EXTERNALLY CONTROLLED REFRESH
Figure 2 shows the Externally Controlled Refresh timing In
this mode the refresh counter contents are multiplexed to
the address outputs All RAS outputs are enabled to follow
RASIN so that the row address indicated by the refresh
counter is refreshed in all DRAM banks when RASIN goes
low The refresh counter increments when RASIN goes
high RFSH should be held low at least until RASIN goes
high (they may go high simultaneously) so that the refresh
address remains valid and all RAS outputs remain enabled
throughout the refresh
A burst refresh may be performed by holding RFSH low and
toggling RASIN until all rows are refreshed It may be useful
in this case to reset the refresh counter just prior to begin-
ning the refresh The refresh counter resets to all zeroes
when RFIO is pulled low by an external gate The refresh
counter always counts to 511 before rolling over to zero If
there are 128 or 256 rows being refreshed then Q7 or Q8
respectively going high may be used as an end-of-burst
indicator
In order that the refresh address is valid on the address
outputs prior to the RAS lines going low RFSH must go low
before RASIN The setup time required is given by tRFLRL in
the Switching Characteristics This parameter may be ad-
justed using
Figure 10 for loading conditions other than
those specified
TABLE III DP8428DP8429 Mode Select Options
Mode
(RFSH)
M0
Mode of Operation
M2
0
0
0
Externally Controlled
Refresh
1
0
1
Auto Refresh – Forced
4
1
0
Externally Controlled
Access
5
1
1
Auto Access
(Hidden Refresh)
DP8428DP8429 Interface Between System and DRAM Banks
TLF8649 – 12
All 9 Bits of Refresh Counter Used
FIGURE 1a DP8428DP8429 with 256k DRAMs
TLF8649 – 25
All 9 Bits of Refresh Counter Used
FIGURE 1b DP8428DP8429 with 1M DRAMs
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com