поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ISM303DAC датащи(PDF) 54 Page - STMicroelectronics

номер детали ISM303DAC
подробное описание детали  High-performance, low-power, compact 3D accelerometer and 3D magnetometer module
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ISM303DAC датащи(HTML) 54 Page - STMicroelectronics

Back Button ISM303DAC Datasheet HTML 50Page - STMicroelectronics ISM303DAC Datasheet HTML 51Page - STMicroelectronics ISM303DAC Datasheet HTML 52Page - STMicroelectronics ISM303DAC Datasheet HTML 53Page - STMicroelectronics ISM303DAC Datasheet HTML 54Page - STMicroelectronics ISM303DAC Datasheet HTML 55Page - STMicroelectronics ISM303DAC Datasheet HTML 56Page - STMicroelectronics ISM303DAC Datasheet HTML 57Page - STMicroelectronics ISM303DAC Datasheet HTML 58Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 80 page
background image
Register description
ISM303DAC
54/80
DocID030988 Rev 2
8
Register description
8.1
Module_8bit_A (0Ch)
Module out value (r). This register is a read-only register.
Table 30. Module_8bit_A register description
8.2
WHO_AM_I_A (0Fh)
Who_AM_I register (r). This register is a read-only register. Its value is fixed at 43h.
8.3
CTRL1_A (20h)
Control register 1 (r/w)
Table 32. CTRL1_A register
Table 33. CTRL1_A register description
ODR [3:0] is used to set the power mode and ODR selection. The following table lists the bit
settings for power-down mode and each available frequency.
Table 29. Module_8bit_A register
Module_7
Module_6
Module_5
Module_4
Module_3
Module_2
Module_1
Module_0
Module [7:0] Module output value (8-bit). Default value: 0
Table 31. WHO_AM_I_A register default values
01000011
ODR3
ODR2
ODR1
ODR0
FS1
FS0
HF_ODR
BDU
ODR [3:0]
Output data rate & power mode selection. Default value: 0000 (see Table 34)
FS [1:0]
Full-scale selection. Default value: 00 (00: ±2 g; 01: ±16 g; 10: ±4 g; 11: ±8 g)
HF_ODR
High-frequency ODR mode enable. Default value: 0
BDU
Block data update. Default value: 0
(0: continuous update; 1: output registers not updated until MSB and LSB read)
Table 34. ODR register setting: power down (PD) and low power (LP)
ODR[3:0]
HF_ODR
ODR selection [Hz]
Bit resolution
Mode
0000
-
-
-
PD
1000
-
1
10
LP
1001
-
12.5
10
LP
1010
-
25
10
LP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com