 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
W7500P датащи(PDF) 34 Page - WIZnet Co., Ltd |
|
|
|||||||||||||||||||||||||||||
W7500P датащи(HTML) 34 Page - WIZnet Co., Ltd |
|
|
34 / 38 page  34 / 38 5.9 Reset & PLL Characteristics PLL Electrical characteristics Table 20 shows the PLL characteristics of W7500x Table 20 PLL electrical characteristics Symbol Parameter Min Max Unit td RSTn to PD delay time 5 - us trst Reset pulse width 2 - us tlock Lock time - 0.2 ms Notice: PLL_PDR[0] is LSB of PLL_PDR. please refer from Reference Manual. lock signal is internal signal. 1, td is the RSTn to PLL_PDR[0] delay time, which need larger than 5us. 2, trst is the reset pulse width, which need larger than 2us. 3, tlock is the lock time, which is less than 0.2ms. 4, When PLL_PDR[0] changes from “1” to “0”, the lock signal stays in “1” until a reset pulse comes. But the PLL is in unlocked state during this period. Figure 9 Power Down operation Timing Sequence for PLL |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
