W7500P datasheet(13/38 Pages) WIZNET

13 / 38 page

13 / 38



TIMCLK0, TIMCLK1, PWMCLK0 – PWMCLK7, RTCCLK, WDOGCLK : 1/1, 1/2, 1/4, 1/8,

1/16, 1/32, 1/64, 1/128

3.7 Interrupts and events

3.7.1

Nested vectored interrupt controller (NVIC)

The W7500x family embeds a nested vectored interrupt controller able to handle up to 32

maskable interrupt channels (not including the 16 interrupt lines of Cortex®-M0) and 4 priority

levels.



Closely coupled NVIC gives low latency interrupt processing



Interrupt entry vector table address passed directly to the core



Closely coupled NVIC core interface



Allows early processing of interrupts



Processing of late arriving higher priority interrupts



Support for tail-chaining



Processor state automatically saved



Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt

latency.

3.7.2

Event controller

The W7500x family is able to handle internal events in order to wake up the core(WFE).

The wakeup event can be generated by



When after DMA process finished (DMA_DONE)

3.8 Tcp/ip offload engine (TOE)

The TCP/IP Core Offload Engine (TOE) is a Hardwired TCP/IP embedded Ethernet controller

that provides easier Internet connection to embedded systems. TOE enables users to have

Internet connectivity in their applications by using the TCP/IP stack.

WIZnet’s Hardwired TCP/IP is the market-proven technology that supports TCP, UDP, IPv4, ICMP,

ARP, IGMP, and PPPoE protocols. TOE embeds the 32Kbyte internal memory buffer for the

Ethernet packet processing. Using TOE allows users to implement the Ethernet application by

adding the simple socket program. It’s faster and easier than using any other Embedded

Ethernet solutions. 8 independent hardware sockets can be used simultaneously.

TOE also provides WOL (Wake on LAN) to reduce power consumption of the system.



Supports Hardwired TCP/IP Protocols : TCP, UDP, ICMP, IPv4, ARP, IGMP, PPPoE



Supports 8 independent sockets simultaneously



Supports Power down mode



Supports Wake on LAN over UDP



Internal 32Kbytes Memory for TX/RX Buffers



Not supports IP Fragmentation

W7500P датащи(PDF) 13 Page - WIZnet Co., Ltd

W7500P датащи(HTML) 13 Page - WIZnet Co., Ltd

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

датащи скачать

ссылки URL