 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
T1024 датащи(PDF) 14 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
T1024 датащи(HTML) 14 Page - Freescale Semiconductor, Inc |
|
|
14 / 49 page  SYSCLK (100MHz) DDRCLK (100MHz) USB_REFCLK (24MHz) OSC-100MHz OSC-66.66MHz OSC-24MHz T1024 SD_REFCLK1_P/N(156.25MHz or 125 MHz) IDT9FGV0641 25MHz SYS_REFCLK_P/N(100M) SD_REFCLK1_P/N(100M) PEX_REFCLK_P/N(100M) MPEX1_REFCLK_P/N(100M) MPEX2_REFCLK_P/N(100M) IDT9FGV0641 DIFSYSCLK_OE(CPLD) PEXCLK_OE(CPLD) 25MHz M I N I P E X S L O T P E X S L O T M I N I P E X S L O T Figure 2-3. Clock architecture 2.6 DDR The T1024RDB supports high-speed DRAM, with an unbuffered DDR3 (240-pin) socket (UDIMM) that features single-, dual-, and quad-rank support. The memory interface includes all the necessary termination and I/O power, and it is routed to achieve maximum performance by the memory bus, as shown in the following figure. DDR QorIQ T1024 Reference Design Board User Guide, Rev. 0, 04/2015 14 Freescale Semiconductor, Inc. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
