| поискавой системы для электроныых деталей |
|
SSD1306Z датащи(PDF) 34 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
SSD1306Z датащи(HTML) 34 Page - List of Unclassifed Manufacturers |
|
34 / 65 page ![]() Solomon Systech Apr 2008 P 34/59 Rev 1.1 SSD1306 10 COMMAND DESCRIPTIONS 10.1 Fundamental Command 10.1.1 Set Lower Column Start Address for Page Addressing Mode (00h~0Fh) This command specifies the lower nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Please refer to Section Table 9-1 and Section 10.1.3 for details. 10.1.2 Set Higher Column Start Address for Page Addressing Mode (10h~1Fh) This command specifies the higher nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Please refer to Section Table 9-1 and Section 10.1.3 for details. 10.1.3 Set Memory Addressing Mode (20h) There are 3 different memory addressing mode in SSD1306: page addressing mode, horizontal addressing mode and vertical addressing mode. This command sets the way of memory addressing into one of the above three modes. In there, “COL” means the graphic display data RAM column. Page addressing mode (A[1:0]=10xb) In page addressing mode, after the display RAM is read/written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and page address pointer is not changed. Users have to set the new page and column addresses in order to access the next page RAM content. The sequence of movement of the PAGE and column address point for page addressing mode is shown in Figure 10-1. Figure 10-1 : Address Pointer Movement of Page addressing mode COL0 COL 1 ….. COL 126 COL 127 PAGE0 PAGE1 : : : : : : PAGE6 PAGE7 In normal display data RAM read or write and page addressing mode, the following steps are required to define the starting RAM access pointer location: • Set the page start address of the target display location by command B0h to B7h. • Set the lower start column address of pointer by command 00h~0Fh. • Set the upper start column address of pointer by command 10h~1Fh. For example, if the page address is set to B2h, lower column address is 03h and upper column address is 10h, then that means the starting column is SEG3 of PAGE2. The RAM access pointer is located as shown in Figure 10-2 . The input data byte will be written into RAM position of column 3. Figure 10-2 : Example of GDDRAM access pointer setting in Page Addressing Mode (No row and column- remapping) LSB D0 MSB D7 Each lattice represents one bit of image data .................... PAGE2 (Starting page) COM16 COM17 : : : : : COM23 SEG0 SEG3 (Starting column) SEG127 RAM access pointer |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |