LP8733 datasheet(55/82 Pages) TI1

55 / 82 page

LP8733

www.ti.com

SNVSBK2 – SEPTEMBER 2019

Product Folder Links: LP8733

Submit Documentation Feedback

Table 33. INT_TOP_1 Register Field Descriptions (continued)

Bits

Field

Type

Default

Description

TDIE_SD_INT

R/W

Latched status bit indicating that the die junction temperature has exceeded the

thermal shutdown level. The regulators have been disabled if they were enabled and

the GPO and GPO2 signals are driven low. The regulators cannot be enabled if this bit

is active. The actual status of the thermal shutdown is indicated by the

TDIE_SD_STAT bit in the TOP_STAT register.

Write 1 to clear interrupt.

TDIE_WARN_INT

R/W

Latched status bit indicating that the die junction temperature has exceeded the

thermal warning level. The actual status of the thermal warning is indicated by the

TDIE_WARN_STAT bit in the TOP_STAT register.

Write 1 to clear interrupt.

OVP_INT

R/W

Latched status bit indicating that the input voltage has exceeded the over-voltage

detection level. The regulators have been disabled if they were enabled and the GPO

and GPO2 signals are driven low. The actual status of the over-voltage is indicated by

the OVP_STAT bit in the TOP_STAT register.

Write 1 to clear interrupt.

I_MEAS_INT

R/W

Latched status bit indicating that the load current measurement result is available in

the I_LOAD_1 and I_LOAD_2 registers.

Write 1 to clear interrupt.

7.6.1.27 INT_TOP_2

INT_TOP_2 is shown in Table 34, Address: 0x1A

Figure 55. INT_TOP_2 Register

Reserved - do not use

RESET_REG_I

Table 34. INT_TOP_2 Register Field Descriptions

Bits

Field

Type

Default

Description

7:1

Reserved - do not

use

R/W

000 0000

RESET_REG_INT

R/W

Latched status bit indicating that either VANA supply voltage has been below the

undervoltage threshold level or the host has requested a reset using the SW_RESET

bit in RESET register. The regulators have been disabled, the registers are reset to the

default values, and the normal startup procedure is done.

Write 1 to clear interrupt.

7.6.1.28 INT_BUCK

INT_BUCK is shown in Table 35, Address: 0x1B

Figure 56. INT_BUCK Register

Reserved - do

not use

BUCK1_PG

_INT

BUCK1_SC

_INT

BUCK1_ILIM

_INT

Reserved - do

not use

BUCK0_PG

_INT

BUCK0_SC

_INT

BUCK0_ILIM

_INT

Table 35. INT_BUCK Register Field Descriptions

Bits

Field

Type

Default

Description

Reserved - do not

use

R/W

BUCK1_PG_INT

R/W

Latched status bit indicating that Buck1 Power-Good event has been detected.

Write 1 to clear.

BUCK1_SC_INT

R/W

Latched status bit indicating that the Buck1 output voltage has been over 1 ms below

the short-circuit threshold level.

Write 1 to clear.

LP8733 датащи(PDF) 55 Page - Texas Instruments

LP8733 датащи(HTML) 55 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

датащи скачать

ссылки URL