поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADV7330KST датащи(PDF) 6 Page - Analog Devices

номер детали ADV7330KST
подробное описание детали  Multiformat 11-Bit Triple DAC Video Encoder
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADV7330KST датащи(HTML) 6 Page - Analog Devices

Back Button ADV7330KST Datasheet HTML 2Page - Analog Devices ADV7330KST Datasheet HTML 3Page - Analog Devices ADV7330KST Datasheet HTML 4Page - Analog Devices ADV7330KST Datasheet HTML 5Page - Analog Devices ADV7330KST Datasheet HTML 6Page - Analog Devices ADV7330KST Datasheet HTML 7Page - Analog Devices ADV7330KST Datasheet HTML 8Page - Analog Devices ADV7330KST Datasheet HTML 9Page - Analog Devices ADV7330KST Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 76 page
background image
REV. B
–6–
ADV7330
TIMING SPECIFICATIONS
(VAA = 2.375 V to 2.625 V, VDD = 2.375 V to 2.625 V; VDD_IO = 2.375 V to 3.6 V, VREF = 1.235 V,
RSET = 3040
, RLOAD = 300
. All specifications TMIN to TMAX (0 C to 70 C), unless otherwise noted.)
Parameter
Min
Typ
Max
Unit
Conditions
MPU PORT
1
SCLOCK Frequency
0
400
kHz
SCLOCK High Pulsewidth, t1
0.6
µs
SCLOCK Low Pulsewidth, t2
1.3
µs
Hold Time (Start Condition), t3
0.6
µs
After this period, the first clock is generated
Setup Time (Start Condition), t4
0.6
µsRelevant for repeated start condition
Data Setup Time, t5
100
ns
SDATA, SCLOCK Rise Time, t6
300
ns
SDATA, SCLOCK Fall Time, t7
300
ns
Setup Time (Stop Condition), t8
0.6
µs
RESET Low Time
100
ns
ANALOG OUTPUTS
Analog Output Delay
2
7ns
Output Skew
1
ns
CLOCK CONTROL AND PIXEL PORT
3
fCLK
27
MHz
Progressive scan mode
fCLK
81
MHz
HDTV mode/async mode
Clock High Time, t9
40
% of one clk cycle
Clock Low Time, t10
40
% of one clk cycle
Data Setup Time, t11
1
2.0
ns
Data Hold Time, t12
1
2.0
ns
SD Output Access Time, t13
15
ns
SD Output Hold Time, t14
5.0
ns
HD Output Access Time, t13
14
ns
HD Output Hold Time, t14
5.0
ns
PIPELINE DELAY
4
63
clk cycles
SD (2
×, 16×)
76
clk cycles
SD component mode (16
×)
35
clk cycles
PS (1
×)
41
clk cycles
PS (8
×)
36
clk cycles
HD (2
×, 1×)
NOTES
1Guaranteed by characterization.
2Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of the DAC output full-scale transition.
3Data: C [9:0]; Y [9:0], S[9:0].
Control:
HSYNC_I/P, VSYNC_I/P, BLANK_I/P, HSYNC_O/P, VSYNC_O/P, BLANK_O/P.
4SD, PS = 27 MHz, HD = 74.25 MHz.
Specifications subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com