PIC12F635ESLASHSS datasheet(116/196 Pages) MICROCHIP

116 / 196 page

PIC12F635/PIC16F636/639

DS41232B-page 114

Preliminary

12.3

Power-on Reset

The on-chip POR circuit holds the chip in Reset until VDD

has reached a high enough level for proper operation. To

take advantage of the POR, simply connect the MCLR

pin through a resistor to VDD. This will eliminate external

RC components usually needed to create Power-on

Reset. A maximum rise time for VDD is required. See

Section 15.0 “Electrical Specifications” for details. If

the BOD is enabled, the maximum rise time specification

does not apply. The BOD circuitry will keep the device in

Reset until VDD reaches VBOD (see Section 12.6

“Brown-out Detect (BOD)”).

When the device starts normal operation (exits the

Reset condition), device operating parameters (i.e.,

voltage, frequency, temperature, etc.) must be met to

ensure operation. If these conditions are not met, the

device must be held in Reset until the operating

conditions are met.

For additional information, refer to the Application Note

AN607, “Power-up Trouble Shooting” (DS00607).

12.4

Wake-up Reset (WUR)

The PIC12F635/PIC16F636/639 has a modified wake-

up from Sleep mechanism. When waking from Sleep,

the WUR function resets the device and releases Reset

when VDD reaches an acceptable level.

If the WURE bit is enabled (‘0’) in the Configuration

Word register, the device will Wake-up Reset from

Sleep through one of the following events:

On any event that causes a wake-up event. The

peripheral must be enabled to generate an

interrupt or wake-up, GIE state is ignored.

When WURE is enabled, RA3 will always

generate an interrupt-on-change signal during

Sleep.

The WUR, POR and BOD bits in the PCON register

and the TO and PD bits in the Status register can be

used to determine the cause of device Reset.

To allow WUR upon RA3 change:

Enable the WUR function, WURE Configuration

Bit = 0.

Enable RA3 as an input, MCLRE Configuration

Bit = 0.

Read PORTA to establish the current state of

RA3.

Execute SLEEP instruction.

When RA3 changes state, the device will wake-

up and then reset. The WUR bit in PCON will be

cleared to ‘0’.

12.5

MCLR

PIC12F635/PIC16F636/639 has a noise filter in the

MCLR Reset path. The filter will ignore small pulses.

It should be noted that a WDT Reset does not drive

MCLR pin low. See Figure 12-2 for the recommended

MCLR circuit.

An internal MCLR option is enabled by clearing the

MCLRE bit in the Configuration Word register. When

cleared, MCLR is internally tied to VDD and an internal

weak pull-up is enabled for the MCLR pin. In-Circuit

Serial Programming is not affected by selecting the

internal MCLR option.

FIGURE 12-2:

RECOMMENDED MCLR

CIRCUIT

Note:

The POR circuit does not produce an

internal Reset when VDD declines. To

re-enable the POR, VDD must reach VSS

for a minimum of 100

μs.

VDD

PIC12F635/PIC16F636/639

MCLR

Ω (or greater)

0.1

μF

(optional, not critical)

PIC12F635E/SS датащи(PDF) 116 Page - Microchip Technology

PIC12F635E/SS датащи(HTML) 116 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL