| поискавой системы для электроныых деталей |
|
IP175G датащи(PDF) 48 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
IP175G датащи(HTML) 48 Page - List of Unclassifed Manufacturers |
|
48 / 69 page ![]() IP175G/GI/GH/GHI Data Sheet 48 / 69 November 27, 2012 Copyright © 2012, IC Plus Corp. IP175Gx-DS-R01.3 6.12 Backpressure setting registers PHY MII R/W Description Default 20 13[7:0] R/W PORT_BACKPRESSURE_EN Backpressure ability setting at half-duplex mode for each port. To ensure this function works correctly, BK_EN (backpressure enable, reg 20.1[8]) should set to logic zero first. 1: enable backpressure ability 0: disable bit[7]: port 4 enable backpressure ability Note 1 bit[6]: port 3 enable backpressure ability bit[4]: port 2 enable backpressure ability bit[3]: port 1 enable backpressure ability bit[2]: port 0 enable backpressure ability 8’h00 6.13 TCP/UDP port priority registers PHY MII R/W Description Default 20 14[15:8] R/W LPP_AGING_EN TCP/UDP logical port priority aging enable 0: disable TCP/UDP logical port priority aging function 1: enable TCP/UDP logical port priority aging function When this function active, once receive a IP frame with TCP/UDP protocol and the logical port number is the pre-defined port number, the ingress port will treat as a port based high priority port for 300 seconds. After the internal timer expired, the ingress port will change back to previous behavior. bit[15]: port 4 logical port priority aging enable Note 1 bit[14]: port 3 logical port priority aging enable bit[12]: port 2 logical port priority aging enable bit[11]: port 1 logical port priority aging enable bit[10]: port 0 logical port priority aging enable 8’h00 20 14[7:6] Reserved 20 14[5:4] R/W USERDEF_RANGE_EN User defined logic port range enable. bit[1]: user define range 1 register enable bit[0]: user define range 0 register enable 2’b11 20 14[3:0] R/W PREDEF_PORT_EN Pre-defined logic port number enable. bit[3]: logic port set 3 enable, port 6000 bit[2]: logic port set 2 enable, port 3389 bit[1]: logic port set 1 enable, port 443 bit[0]: logic port set 0 enable, port 22 4’hF 20 15 R/W USERDEF_RANGE0_HIGH User defined logic port range 0 high limit 16’d23 20 16 R/W USERDEF_RANGE0_LOW User defined logic port range 0 low limit 16’d23 20 17 R/W USERDEF_RANGE1_HIGH User defined logic port range 1 high limit 16’d 5800 20 18 R/W USERDEF_RANGE1_LOW User defined logic port range 1 low limit 16’d 5800 Note 1 : Port mapping refer Figure 2 Application Diagram |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |