поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD5380EB датащи(PDF) 8 Page - Analog Devices

номер детали AD5380EB
подробное описание детали  40-Channel, 3V/5V Single Supply, 14-Bit, Voltage-Output DAC
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD5380EB датащи(HTML) 8 Page - Analog Devices

Back Button AD5380EB Datasheet HTML 4Page - Analog Devices AD5380EB Datasheet HTML 5Page - Analog Devices AD5380EB Datasheet HTML 6Page - Analog Devices AD5380EB Datasheet HTML 7Page - Analog Devices AD5380EB Datasheet HTML 8Page - Analog Devices AD5380EB Datasheet HTML 9Page - Analog Devices AD5380EB Datasheet HTML 10Page - Analog Devices AD5380EB Datasheet HTML 11Page - Analog Devices AD5380EB Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 34 page
background image
PRELIMINARY TECHNICAL DATA
REV. PrF 09/2003
–8–
AD5380
F SCL
400
kHz max
SCL Clock Frequency
t1
2.5
µs min
SCL Cycle Time
t2
0.6
µs min
tHIGH, SCL High Time
t3
1.3
µs min
tLOW, SCL Low Time
t4
0.6
µs min
tHD,STA, Start/Repeated Start Condition Hold Time
t5
100
ns min
tSU,DAT, Data Setup Time
t6
3
0.9
µs max
tHD,DAT, Data Hold Time
0
µs min
tHD,DAT, Data Hold Time
t7
0.6
µs min
tSU,STA, Setup Time for Repeated Start
t8
0.6
µs min
tSU,STO, Stop Condition Setup Time
t9
1.3
µs min
tBUF, Bus Free Time Between a STOP and a START Condition
t10
300
ns max
tR, Rise Time of SCL and SDA when Receiving
0
ns min
tR, Rise Time of SCL and SDA when Receiving (CMOS-Com
patible)
t11
300
ns max
tF, Fall Time of SDA when Transmitting
0
ns min
tF, Fall Time of SDA when Receiving (CMOS-Compatible)
300
ns max
tF, Fall Time of SCL and SDA when Receiving
20 + 0.1Cb
4
ns min
tF, Fall Time of SCL and SDA when Transmitting
C B
400
pF max
Capacitive Load for Each Bus Line
TIMING CHARACTERISTICS
(DVDD= 2.7V to 5.5V ; AVDD=+4.5V to +5.5V or +2.7V to +3.6V; AGND= DGND = 0 V; )
All specifications TMIN to TMAX unless otherwise noted.)
I2C SERIAL INTERFACE
Parameter
1,2
Limit at TMIN, TMAX
Units
Description
NOTES
1Guaranteed by design and characterization, not production tested.
2See Figure 5
3A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the V
IH MIN of the SCL signal) in order to bridge the
undefined region of SCL’s falling edge.
4Cb is the total capacitance of one bus line in pF. t
R and tF measured between 0.3 VDD and 0.7 VDD.
SCL
SDA
START
CONDITION
t9
t3
t4
t6
t2
t5
t7
t8
t1
t4
t11
t10
REPEATED
START
CONDITION
STOP
CONDITION
Figure 5. I2C Compatible Serial Interface Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com