| поискавой системы для электроныых деталей |
|
CS42516 датащи(PDF) 35 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS42516 датащи(HTML) 35 Page - Cirrus Logic |
|
35 / 90 page ![]() DS583F1 35 CS42516 4.6.4.3 OLM Config #3 This One Line Mode configuration #3 will support up to 6 channels of DAC data, 6 channels of ADC data and 2 channels of S/PDIF received data and will handle up to 20-bit samples at a sampling frequency of 48kHz on all channels for both the DAC and ADC. The output data stream of the internal and external ADCs is configured to use the CX_SDOUT output and run at the CODEC_SP clock speeds. One Line Mode #2, which supports 24-bit sam- ples, is not supported by this configuration. Register / Bit Settings Description Functional Mode Register (addr = 03h) Set CODEC_FMx = SAI_FMx = 00,01,10 CX_LRCK must equal SAI_LRCK; sample rate conversion not supported Set ADC_SP SELx = 00 Configure ADC data to use CX_SDOUT and CODEC_SP Clocks. S/PDIF data is supported on SAI_SDOUT Interface Format Register (addr = 04h) Set DIFx bits to proper serial format Select the digital interface format when not in one line mode Set ADC_OLx bits = 00,01 Select ADC operating mode, see table below for valid combinations Set DAC_OLx bits = 00,01 Select DAC operating mode, see table below for valid combinations Misc. Control Register (addr = 05h) Set CODEC_SP M/S = 1 Set CODEC Serial Port to master mode. Set SAI_SP M/S = 0 or 1 Set Serial Audio Interface Port to master mode or slave mode. Set EXT ADC SCLK = 1 Identify external ADC clock source as CODEC Serial Port. CX_SDOUT= ADC Data SAI_SDOUT=S/PDIF Data DAC Mode Not One Line Mode One Line Mode #1 One Line Mode #2 ADC Mode Not One- Line Mode CX_SCLK=64 Fs CX_LRCK=SSM/DSM/QSM SAI_SCLK=64 Fs SAI_LRCK=CX_LRCK CX_SCLK=128 Fs CX_LRCK=SSM SAI_SCLK=64 Fs SAI_LRCK=CX_LRCK not valid One-Line Mode #1 CX_SCLK=128 Fs CX_LRCK=SSM SAI_SCLK=64 Fs SAI_LRCK=CX_LRCK CX_SCLK=128 Fs CX_LRCK=SSM SAI_SCLK=64 Fs SAI_LRCK=CX_LRCK not valid One-Line Mode #2 not valid not valid not valid Figure 18. OLM Configuration #3 SCLK_PORT1 LRCK_PORT1 SDIN_PORT1 SCLK_PORT2 LRCK_PORT2 SDIN_PORT2 SCLK_PORT3 LRCK_PORT3 SDOUT1_PORT3 SDOUT2_PORT3 SDOUT3_PORT3 RMCK ADCIN1 ADCIN2 MCLK SDOUT1 SDOUT2 LRCK SCLK 64Fs SPDIF Data ADC Data 64Fs,128Fs DIGITAL AUDIO PROCESSOR CS5361 CS5361 SAI_SCLK SAI_LRCK SAI_SDOUT CX_SCLK CX_LRCK CX_SDOUT CX_SDIN1 CX_SDIN2 CX_SDIN3 MCLK CS42516 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |