| поискавой системы для электроныых деталей |
|
ZXLD1371QESTTC датащи(PDF) 35 Page - Diodes Incorporated |
|
|
|||||||||||||||||||||||||||||
ZXLD1371QESTTC датащи(HTML) 35 Page - Diodes Incorporated |
|
35 / 42 page ![]() ZXLD1371Q ZXLD1371Q Document number: DS37116 Rev. 1 - 2 35 of 42 www.diodes.com September 2015 © Diodes Incorporated ZXLD1371Q Application Information (cont.) FLAG/STATUS Outputs The FLAG/STATUS outputs provide a warning of extreme operating or fault conditions. FLAG is an open-drain logic output, which is normally off, but switches low to indicate that a warning, or fault condition exists. STATUS is a DAC output, which is normally high (4.5V), but switches to a lower voltage to indicate the nature of the warning/fault. Conditions monitored, the method of detection and the nominal STATUS output voltage are given in the following table (Note 18): Table 2 Warning/Fault condition Severity (Note 19) Monitored parameters FLAG Nominal STATUS voltage Normal operation H 4.5V Supply undervoltage 1 VAUX < 5.0V L 4.5V 2 VIN < 5.6V L < 3.6V Output current out of regulation (Note 20) 2 VSHP outside normal voltage range L 3.6V Driver stalled with switch ‘on’, or ‘off’ (Note 21) 2 tON, or tOFF > 100µs L 3.6V Device temperature above maximum recommended operating value 3 TJ > 125°C L 1.8V Sense resistor current IRS above specified maximum 4 VSENSE > 0.3V L 0.9V Notes: 18. These STATUS pin voltages apply for an input voltage,VIN, of 7.5V < VIN < 60V. Below 7.5V the STATUS pin voltage levels reduce and therefore may not report the correct status. For 5.4V < VIN < 7.5V the flag pin still reports an error by going low. At low VIN in Boost and Buck-boost modes an overcurrent status may be indicated when operating at high boost ratios - – this due to the feedback loop increasing the sense voltage. 19. Severity 1 denotes lowest severity. 20. This warning will be indicated if the output power demand is higher than the available input power; the loop may not be able to maintain regulation. 21. This warning will be indicated if the gate pin stays at the same level for greater than 100µs (e.g. the output transistor cannot pass enough current to reach the upper switching threshold). Figure 15. Status levels VREF 0V 0A Normal Operations SEVERITY 4.5V 3.6V 2.7V 1.8V 0.9V VAUX UVLO - VIN UVLO - STALL - OUT of REG Over Temperature Over Current 0 1 2 3 4 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |