поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9545BCPZ датащи(PDF) 60 Page - Analog Devices

номер детали AD9545BCPZ
подробное описание детали  Quad Input, 10-Output, Dual DPLL/IEEE 1588 1 pps Synchronizer and Jitter Cleaner
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9545BCPZ датащи(HTML) 60 Page - Analog Devices

Back Button AD9545BCPZ Datasheet HTML 56Page - Analog Devices AD9545BCPZ Datasheet HTML 57Page - Analog Devices AD9545BCPZ Datasheet HTML 58Page - Analog Devices AD9545BCPZ Datasheet HTML 59Page - Analog Devices AD9545BCPZ Datasheet HTML 60Page - Analog Devices AD9545BCPZ Datasheet HTML 61Page - Analog Devices AD9545BCPZ Datasheet HTML 62Page - Analog Devices AD9545BCPZ Datasheet HTML 63Page - Analog Devices AD9545BCPZ Datasheet HTML 64Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 157 page
background image
AD9545
Data Sheet
Rev. A | Page 60 of 157
Each Q divider has a dedicated pair of generators: one for
generating randomized clock signals (PRBS) and another for
supporting burst or gapped clock applications (N-shot), as
shown by the expanded detail of N-shot/PRBS Generator AP in
Figure 48. The enable Qxy PRBS and enable Qxy N-shot bits
select the N-shot/PRBS output clock function (where x is 0 or 1
and y is A, AA, B, BB, C, or CC).
The enable Qxy PRBS bits reside in Register 0x10D4 (Bit 1,
Bit 3, Bit 5, and Bit 7), Register 0x10D5 (Bit 1 and Bit 3), and
Register 0x14D4 (Bit 1, Bit 3, Bit 5, Bit 7).
The enable Qxy N-shot bits reside in Register 0x10D4 (Bit 0,
Bit 2, Bit 4, and Bit 6), Register 0x10D5 (Bit 0 and Bit 2), and
Register 0x14D4 (Bit 0, Bit 2, Bit 4, and Bit 6).
Table 36 shows a list of the N-shot/PRBS output clock function
selections.
Table 36. N-Shot/PRBS Output Clock Function Selections
Enable Qxy
PRBS
Enable Qxy
N-Shot
Output Clock Function
0
0
Normal clock (Q divider)
0
1
Burst/gapped clock
1
0
Randomized clock
1
1
Not applicable
Although it is physically possible to set both enable Qxy PRBS
and enable Qxy N-shot bits to Logic 1, the user must avoid
doing so. This setting is an undefined mode and may result in
unspecified device behavior.
RANDOMIZED CLOCK (PRBS)
When the randomized clock function is in effect, the output
clock signal is a pseudorandom sequence of high and low
output levels generated at the rate of the associated Q divider. A
representation of the output clock signal appears in Figure 49.
The spectrum of a normal clock signal (square wave) is a series
of line spectra consisting of the fundamental clock frequency
and its associated harmonics. The main purpose of a PRBS
clock (or spread spectrum clock) is to broaden the spectral line
of the fundamental in exchange for suppressing the harmonic
spectral lines.
Because the user can program more than one output of the
AD9545 as a spread spectrum clock, each of the 10 PRBS
generators produces a unique PRBS sequence, which prevents
the possibility of correlated crosstalk between outputs enabled
for PRBS clock generation. All 10 PRBS generators have 17th-
order generator polynomials, which means the PRBS sequence
is inherently periodic over a period of 217 − 1 (131,071) Q divider
output cycles.
N-SHOT (JESD204B AND GAPPED CLOCKING)
N-Shot Overview
The ability of the AD9545 to generate JESD204B clock signals
and gapped clock signals derives from it N-shot generators.
Each N-shot generator operates at the rate of the Q divider
output. The user has control over whether the N-shot generator
produces a periodic output clock pattern or single burst pattern.
In either case, triggering a pattern is via the N-shot request
Channel x bit (where x is 0 or 1) in Register 0x2101, Bit 0, and
Register 0x2201, Bit 0. Alternatively, an external signal can
serve as the N-shot trigger via the Mx pins.
In Figure 48, the N-shot parameters apply to all N-shot
generators in a PLL channel, except for the enable Qxy N-shot
bits, which apply to each individual N-shot generator. As such,
the N-shot parameters are common to all outputs in a channel
that have burst/gapped clock functionality enabled (per Table 36).
Using the N-shot generators imposes a minimum divide ratio of
8 on the associated Q dividers.
Q DIVIDER
OUTPUT
PRBS
SEQUENCE
0
1
CLOCK
OUTPUT
Q DIVIDER PERIOD BASED ON ITS INPUT CLOCK AND DIVIDE RATIO
0
10
1
0
1
0
1
0
10
10
1
TIME
Figure 49. PRBS Clock Signal



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com