поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9545BCPZ датащи(PDF) 44 Page - Analog Devices

номер детали AD9545BCPZ
подробное описание детали  Quad Input, 10-Output, Dual DPLL/IEEE 1588 1 pps Synchronizer and Jitter Cleaner
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9545BCPZ датащи(HTML) 44 Page - Analog Devices

Back Button AD9545BCPZ Datasheet HTML 40Page - Analog Devices AD9545BCPZ Datasheet HTML 41Page - Analog Devices AD9545BCPZ Datasheet HTML 42Page - Analog Devices AD9545BCPZ Datasheet HTML 43Page - Analog Devices AD9545BCPZ Datasheet HTML 44Page - Analog Devices AD9545BCPZ Datasheet HTML 45Page - Analog Devices AD9545BCPZ Datasheet HTML 46Page - Analog Devices AD9545BCPZ Datasheet HTML 47Page - Analog Devices AD9545BCPZ Datasheet HTML 48Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 157 page
background image
AD9545
Data Sheet
Rev. A | Page 44 of 157
65.5 µs. Use JTOL to define the maximum rms jitter the reference
monitor accepts before indicating an excess jitter condition.
For example, if the expected jitter limit is 75 ns rms, then JTOL =
75 (0x004B hexadecimal).
Programming JTOL = 0 disables the JEXCESS status bit (see Figure 43).
Even though JTOL = 0 disables the status bit, the reference
monitor continues to assess jitter as part of its period estimation
process.
REFx Validation Timer (tVALID)
Each reference input has a dedicated bit field to specify tVALID:
the unsigned 20-bit REFx validation timer bit field (where x
is A, AA, B, or BB) in Register 0x0410 to Register 0x0412,
Register 0x0430 to Register 0x0432, Register 0x0450 to
Register 0x0452, and Register 0x0470 to Register 0x0472. tVALID
represents time in units of milliseconds up to a maximum of
approximately 1048 sec (approximately 17.5 min). See the
Reference Validation section for details on the validation timer.
For example, a validation time of 10 min requires:
tVALID
= (10 min) × (60 sec/min) × (1000 ms/sec)
= 600,000 ms (0x927C0 hexadecimal)
Timeout Reference Monitor x (Timeout)
Each reference input has a dedicated timeout control bit to force
the timing out of the reference validation process. Timeout
control is via the Timeout Reference Monitor x bit (where x is
A, AA, B, or BB) in Bits[D3:D0] of Register 0x2002. When the
validation timer is in the process of validating a reference (see
the Reference Validation section), programming timeout = 1
forces expiration of the validation timer, thereby indicating the
valid control bit = 1 (see Figure 43). When timeout = 0
(default), the status of the valid control bit depends on the
normal operation of the validation timer.
Bypass Reference Monitor x (Bypass)
Each reference input has a dedicated bypass control bit to allow
bypassing of the valid/invalid decision in the reference monitor.
Bypass control is via the Bypass Reference Monitor x bit (where
x is A, AA, B, or BB) in Bits[D3:D0] of Register 0x2004. The
bypass function does not actually bypass the reference monitor
itself but only its ability to validate a reference.
Setting bypass = 0 (default) allows the out of tolerance (OOT)
decision from the REFx monitor block to propagate to the
validation timer (see Figure 43), which constitutes normal
reference monitor operation. That is, reference validation is
completely under the control of the reference monitor (except
when the user programs fault = 1 (see Figure 43), which
overrides an in tolerance decision by the REFx monitor block).
When bypass = 1, the fault bit becomes a substitute for the out
of tolerance decision to the validation timer, placing reference
validation under direct user control but still giving the user
access to the OOT decisions of the reference monitor via the
REFx fault, REFx fast, REFx slow, and REFx LOS bits in
Register 0x3005 to Register 0x3008 (see Figure 43).
Fault REFx (Fault)
Each reference input has a dedicated fault control bit to force
reference validation decisions. Fault control is via the fault REFx
bit (where x is A, AA, B, or BB) in Bits[D3:D0] of Register 0x2003.
When bypass = 0, programming fault = 1 forces a reference to
be invalid regardless of the in or out of tolerance decision of the
reference monitor. However, the user still has access to the OOT
decisions (see Figure 43). The user cannot force a reference to
be valid when bypass = 0.
When bypass = 1, the fault bit allows the user to force a
reference to be valid (fault = 0) or invalid (fault = 1). However,
the user still has access to the OOT decisions of the reference
monitor (see Figure 43).
Table 30 shows a summary of the interaction between the
bypass and fault functions.
Table 30. Reference Monitor Bypass And Fault Summary
Bypass
Fault
Function
0
0
The reference monitor has complete
control over REFx validation
0
1
Force REFx invalid
1
0
Force REFx valid
1
1
Force REFx invalid
Regardless of the programmed state of the bypass and fault bits,
the user always has access to the OOT decisions of the reference
monitor (see Figure 43).
In Table 30, the bypass = 0 and fault = 1 conditions constitute
normal reference monitor operation, yet forces the associated
reference to be invalid.
Choosing this condition can be useful when a reference signal
must be traceable to a primary timing source and the user has
external knowledge that the source is no longer traceable. In
this case, the reference may still satisfy the in tolerance
parameters so that the reference monitor sees the reference as
valid. The user has the option of forcing the reference to be
invalid by programming fault = 1 even though the reference
monitor indicates an in tolerance condition.
In Table 30, the bypass = 1 and fault = 0 conditions and the
bypass = 1 and fault = 1 conditions provide the user with total
control over declaring a reference as valid or invalid. This
control can be useful when a reference signal is of the gapped
clock variety. In such a case, the reference monitor cannot reliably
discern an in or out of tolerance condition, which can cause an
otherwise valid reference to be invalid from the point of view of
the reference monitor. The two aforementioned conditions
provide a means to declare a reference as valid (bypass = 1 and
fault = 0) or invalid (bypass = 1 and fault = 1) at the discretion
of the user.
MONITOR TIME BASE
The reference monitor uses the internal system clock as the
time base for measuring the input reference frequency. Because
the reference monitor relies on the system clock as its time base,
it must verify the system clock is locked and stable.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com