поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AT89C51ED2-RDTIM датащи(PDF) 54 Page - ATMEL Corporation

номер детали AT89C51ED2-RDTIM
подробное описание детали  8-bit Flash Microcontroller
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C51ED2-RDTIM датащи(HTML) 54 Page - ATMEL Corporation

Back Button AT89C51ED2-RDTIM Datasheet HTML 50Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 51Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 52Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 53Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 54Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 55Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 56Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 57Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 58Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 137 page
background image
54
AT89C51RD2/ED2
4235E–8051–04/04
Table 33. SCON Register
SCON - Serial Control Register (98h)
Reset Value = 0000 0000b
Bit addressable
76
54
32
1
0
FE/SM0
SM1
SM2
REN
TB8
RB8
TI
RI
Bit
Number
Bit
Mnemonic
Description
7
FE
Framing Error bit (SMOD0=1
)
Clear to reset the error state, not cleared by a valid stop bit.
Set by hardware when an invalid stop bit is detected.
SMOD0 must be set to enable access to the FE bit.
SM0
Serial port Mode bit 0
Refer to SM1 for serial port mode selection.
SMOD0 must be cleared to enable access to the SM0 bit.
6SM1
Serial port Mode bit 1
SM0
SM1
Mode
Baud Rate
0
0
Shift Register F
XTAL/12 (or FXTAL /6 in mode X2)
0
1
8-bit UART
Variable
1
0
9-bit UART
FXTAL/64 or FXTAL/32
1
1
9-bit UART
Variable
5SM2
Serial port Mode 2 bit / Multiprocessor Communication Enable bit
Clear to disable multiprocessor communication feature.
Set to enable multiprocessor communication feature in mode 2 and 3, and
eventually mode 1.This bit should be cleared in mode 0.
4REN
Reception Enable bit
Clear to disable serial reception.
Set to enable serial reception.
3TB8
Transmitter Bit 8 / Ninth bit to transmit in modes 2 and 3
Clear to transmit a logic 0 in the 9th bit.
Set to transmit a logic 1 in the 9th bit.
2RB8
Receiver Bit 8 / Ninth bit received in modes 2 and 3
Cleared by hardware if 9th bit received is a logic 0.
Set by hardware if 9th bit received is a logic 1.
In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not
used.
1TI
Transmit Interrupt flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0 or at the beginning
of the stop bit in the other modes.
0RI
Receive Interrupt flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0, see Figure 23.
and Figure 24. in the other modes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com