поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS7615 датащи(PDF) 9 Page - Cirrus Logic

номер детали CS7615
подробное описание детали  CCD IMAGER ANALOG PROCESSOR
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS7615 датащи(HTML) 9 Page - Cirrus Logic

Back Button CS7615 Datasheet HTML 5Page - Cirrus Logic CS7615 Datasheet HTML 6Page - Cirrus Logic CS7615 Datasheet HTML 7Page - Cirrus Logic CS7615 Datasheet HTML 8Page - Cirrus Logic CS7615 Datasheet HTML 9Page - Cirrus Logic CS7615 Datasheet HTML 10Page - Cirrus Logic CS7615 Datasheet HTML 11Page - Cirrus Logic CS7615 Datasheet HTML 12Page - Cirrus Logic CS7615 Datasheet HTML 13Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 36 page
background image
CS7615
DS231PP6
9
Table 2 specifies all of the programmable timing
parameters related to horizontal timing signals.
These parameters are defined in Figure 9.
Figure 9 shows the timings for HREF, HSYNC,
CLAMP, and HENB. Their relationship to differ-
ent kinds of pixels on each horizontal row output
from the CCD is also shown. The waveforms for
these signals are repeated on every line. The hori-
zontal shift register clocks, H1 and H2, operate at
the CLKO frequency and are active throughout the
horizontal line period except when HENB is high.
Figure 10 shows the timings for the V1X through
V4X signals. The specified waveforms repeat on
every horizontal line except during the charge
transfer line. During this line the CCD charge is
read out and the timing is different as shown in Fig-
ure 11. In addition signals VH1X and VH3X are
also required during charge read out as shown in
Figure 12.
The overflow drain control signal is shown in Fig-
ure 13. The OFDX signal is used to control the
electronic shutter timing of the CCD. Shutter tim-
ing for various settings of the shutter control is de-
scribed in the register section of this document.
Description of Operation
The internal operation of the CS7615 can be sepa-
rated into several distinct blocks. The following
section provides an overview of how these blocks
operate and interact.
Automatic Gain Control
The pixel data entering the CS7615 from the CCD
is scaled as determined by the automatic gain con-
trol loop. By properly applying gain to the signal,
the full range of the A/D converter is used. The in-
VREF*
HREF
FLD
VLO
VLE
VBO: end of VREF
XSO: charge transfer line
XSE: charge transfer line
VBE: end of VREF
1
Not to scale
Figure 8. Vertical Timing Signals -Internal to CS7615
Symbol
Description
Register
VLO
# of lines in odd field
33h, 39h
VLE
# of lines in even field
34h, 39h
VBO
End of VREF line #
36h, 39h
XSO
Charge transfer line #
38h, 39h
VBE
End of VREF line #
35h, 39h
XSE
Charge transfer line #
37h, 39h
Table 1. CCD vertical timing specifications



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com