поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD6677EBZ датащи(PDF) 28 Page - Analog Devices

номер детали AD6677EBZ
подробное описание детали  80 MHz Bandwidth, IF Receiver
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD6677EBZ датащи(HTML) 28 Page - Analog Devices

Back Button AD6677EBZ Datasheet HTML 24Page - Analog Devices AD6677EBZ Datasheet HTML 25Page - Analog Devices AD6677EBZ Datasheet HTML 26Page - Analog Devices AD6677EBZ Datasheet HTML 27Page - Analog Devices AD6677EBZ Datasheet HTML 28Page - Analog Devices AD6677EBZ Datasheet HTML 29Page - Analog Devices AD6677EBZ Datasheet HTML 30Page - Analog Devices AD6677EBZ Datasheet HTML 31Page - Analog Devices AD6677EBZ Datasheet HTML 32Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 48 page
background image
AD6677
Data Sheet
Rev. C | Page 28 of 48
Table 12. JESD204B Configuration Table Used in ILAS and
CHKSUM Calculation
No.
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
0
DID[7:0]
1
BID[3:0]
2
LID[4:0]
3
SCR
L[4:0]
4
F[7:0]
5
K[4:0]
6
M[7:0]
7
CS[1:0]
N[4:0]
8
Subclass[2:0]
N’[4:0]
9
JESDV[2:0]
S[4:0]
10
CF[4:0]
Set Additional Digital Output Configuration Options
Other data format controls include the following:
Invert polarity of serial output data, Address 0x60, Bit 1
ADC data format select (offset binary or twos complement),
Address 0x14, Bits[1:0]
Options for interpreting signal on SYNCINB± and SYSREF±,
Address 0x3A, Bits[4:0]
Reenable Lane After Configuration
After modifying the JESD204B link parameters, enable the link
so that the synchronization process can begin. This is accomplished
by writing Logic 0 to Address 0x5F, Bit 0.
CONVERTER
CONVERTER
INPUT
SYSREF±
SYNCINB±
CONVERTER
SAMPLE
AD6677 IF RECEIVER
SERDOUT0±
JESD204B LANE CONTROL
(M = 1, L = 1)
Figure 51. Transmit Link Simplified Block Diagram
8B/10B
ENCODER/
CHARACTER
REPLACEMENT
SERIALIZER
t
..
.
~SYNC
SYSREF
VINA+
(MSB)
(LSB)
VINA–
SERDOUT±
A PATH
ADC
TEST PATTERN
16-BIT
JESD204B
TEST PATTERN
8-BIT
ADC
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
C0
C1
X
X
X
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
S0
S1
S2
S3
S4
S5
S6
S7
S8
S9
S10
S11
S12
S13
S14
S15
E0
E1
E2
E3
E4
E5
E6
E7
E10
E11
E12
E13
E14
E15
E16
E17
E8
E9
E0
E1
E2
E3
E4
E5
E6
E7
E8
E9
E18
E19
E19
OPTIONAL
SCRAMBLER
1 + x14 + x15
JESD204B
TEST PATTERN
10-BIT
Figure 52. Digital Processing of JESD204B Lane The Octet 0/1
Table 13. JESD204B Typical Configurations
JESD204B
Configure
Setting
M (No. of Converters),
Address 0x71,
Bits[7:0]
L (No. of Lanes),
Address 0x6E,
Bits[4:0]
F (Octets/Frame),
Address 0x6F,
Bits[7:0], Read Only
S (Samples/ADC/Frame),
Address 0x74, Bits[4:0],
Read Only
HD (High Density Mode),
Address 0x75, Bit 7,
Read Only
0x11 (Default)
1
1
2
1
0
DATA
FROM
ADC
FRAME
ASSEMBLER
(ADD TAIL BITS)
OPTIONAL
SCRAMBLER
1 + x14 + x15
8B/10B
ENCODER
TO
RECEIVER
Figure 53. ADC Output Data Path



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com