поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MT9174AE датащи(PDF) 13 Page - Mitel Networks Corporation

номер детали MT9174AE
подробное описание детали  Digital Subscriber Interface Circuit with RxSB
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MITEL [Mitel Networks Corporation]
домашняя страница  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

MT9174AE датащи(HTML) 13 Page - Mitel Networks Corporation

Back Button MT9174AE Datasheet HTML 9Page - Mitel Networks Corporation MT9174AE Datasheet HTML 10Page - Mitel Networks Corporation MT9174AE Datasheet HTML 11Page - Mitel Networks Corporation MT9174AE Datasheet HTML 12Page - Mitel Networks Corporation MT9174AE Datasheet HTML 13Page - Mitel Networks Corporation MT9174AE Datasheet HTML 14Page - Mitel Networks Corporation MT9174AE Datasheet HTML 15Page - Mitel Networks Corporation MT9174AE Datasheet HTML 16Page - Mitel Networks Corporation MT9174AE Datasheet HTML 17Page - Mitel Networks Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 22 page
background image
Preliminary Information
MT9173/74
9-149
Table 6. Status Register
Status
Register
Name
Function
0
SYNC
Synchronization - When set this bit indicates that synchronization to the received
line data sync pattern has been acquired. For DN mode only.
1-2
CHQual
Channel Quality - These bits provide an estimate of the receiver’s margin against
noise. The farther this 2 bit value is from 0 the better the SNR.
3
Rx HK
Housekeeping - This bit is the received housekeeping (HK) bit from the far end.
4-6
Future
Future Functionality. These bits return Logic 1 when read.
7
ID
This bit provides a hardware identifier for the DNIC revision. The MT9173/74 will
return a logic “0” for this bit.
01234567
SYNC
CHQual
Rx HK
Future Functionality
ID
channel boundaries of the data stream as shown in
Figure 8.
Line Port (LIN, LOUT)
The line interface is made up of LOUT and LIN with
LOUT driving the transmit signal onto the line and LIN
receiving the composite transmit and receive signal
from the line. The line code used in the DNIC is
Biphase and is shown in Figure 10. The scrambled
NRZ data is differentially encoded meaning the
previous differential encoded output is XOR’d with
the current data bit which produces the current
output.
This
is
then
biphase
encoded
where
transitions occur midway through the bit cell with a
negative going transition indicating a logic "0" and a
positive going transition indicating a logic "1".
There are some major reasons for using a biphase
line code. The power density is concentrated in a
spectral
region
that
minimizes
dispersion
and
differential attenuation. This can shorten the line
response and reduce the intersymbol interference
which are critical for adaptive echo cancellation.
There are regular zero crossings halfway through
every bit cell or baud which allows simple clock
extraction at the receiving end. There is no D.C.
content in the code so that phantom power feed may
be applied to the line and simple transformer
coupling may be used with no effect on the data. It is
bipolar, making data reception simple and providing
a high signal to noise ratio. The signal is then passed
through a bandpass filter which conditions the signal
for the line by limiting the spectral content from
0.2fBaud to 1.6fBaud and on to a line driver where it is
made available to be put onto the line biased at VBias.
The resulting transmit signal will have a distributed
spectrum with a peak at 3/4fBaud. The transmit signal
(LOUT) may be disabled by holding the LOUT DIS pin
high or by writing DLO (bit 6) of the Diagnostics
Register to logic “1”. When disabled, LOUT is forced
to the VBias level. LOUT DIS has an internal pull-down
to allow this pin to be left not connected in
applications where this function is not required. The
receive
signal
is
the
above
transmit
signal
superimposed on the signal from the remote end and
any reflections or delayed symbols of the near end
signal.
The frame format of the transmit data on the line is
shown in Figures 11 and 12 for the DN mode at 80
and 160 kbit/s. At 80 kbit/s a SYNC bit for frame
recovery, one bit of the D-channel and the B1-
channel are transmitted. At 160 kbit/s a SYNC bit,
the HK bit, two bits of the D-channel and both B1 and
B2 channels are transmitted.
If the DINB bit of the Control Register is set, the
entire D-channel is transmitted during the B1-
channel timeslot. In MOD mode the SYNC, HK and
D-channel bits are not transmitted or received but
rather a continuous data stream at 80 or 160 kbit/s is
present. No frame recovery information is present on
the line in MOD mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com