поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IRCC датащи(PDF) 65 Page - SMSC Corporation

номер детали IRCC
подробное описание детали  INFRARED COMMUNICATIONS CONTROLLER
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SMSC [SMSC Corporation]
домашняя страница  http://www.smsc.com
Logo SMSC - SMSC Corporation

IRCC датащи(HTML) 65 Page - SMSC Corporation

Back Button IRCC Datasheet HTML 61Page - SMSC Corporation IRCC Datasheet HTML 62Page - SMSC Corporation IRCC Datasheet HTML 63Page - SMSC Corporation IRCC Datasheet HTML 64Page - SMSC Corporation IRCC Datasheet HTML 65Page - SMSC Corporation IRCC Datasheet HTML 66Page - SMSC Corporation IRCC Datasheet HTML 67Page - SMSC Corporation IRCC Datasheet HTML 68Page - SMSC Corporation IRCC Datasheet HTML 69Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 79 page
background image
65
BUS INTERFACE I/O
The Bus Interface I/O block contains a 128-byte
FIFO, DMA/Interrupt logic, and multiplexers to
control access to the FIFO and the ISA Bus
(Figure 34).
The Databus Multiplexer provides exclusive ISA
Bus access to either the 16550A UART or the
IrCC SCE depending on the state of Block Mode
Controls in the configuration registers. Disabled
blocks are tristated from the ISA Bus.
FIFO MULTIPLEXER
SCE FIFO Access
The FIFO Multiplexer controls the configuration
of the SCE FIFO in the Bus Interface I/O Block.
This configuration can be inferred from the state
of the SCE Modes bits in Line Control Register
B:
when
the
transmit/receive
modes
are
disabled, or the transmit mode is enabled, the
FIFO is configured for transmit; otherwise, the
FIFO is configured for receive.
The signal
Transmit in Figure 34, above, can be satisfied by
the inverse of the SCE Modes msb; e.g., nD7.
HOST FIFO Access
The Host always has read access to the FIFO,
regardless of the state of the SCE Modes bits, or
the Loopback bit. The Host has write access to
the FIFO when the Loopback bit is inactive and
the transmit/receive modes are disabled or the
Transmit mode is enabled.
128-BYTE SCE FIFO
FIFO Timing & Controls
The FIFO uses interleaved access timing to allow
simultaneous
FIFO
data
reads
and
data
FIFO
Multiplexer
128-byte
FIFO
Transmit
Loopback
SCE
Databus Multiplexer
16550AUART
ISABus
Loopback
Transmit
Function
0
0
FIFO In toSCE Rx
FIFO Out toHost Bus
0
1
FIFO In toHost Bus
FIFO Out toSCE Tx
1
X
FIFO In toSCE Rx
FIFO Out toSCE Tx
I/O& Interrupt
Control
FIGURE 34 - BUS INTERFACE I/O BLOCK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com