CS6420-CS datasheet(11/52 Pages) CIRRUS

11 / 52 page

CS6420

DS205PP2

to shift the next bit into the shift register. The next

data bit should then be presented to the DATA pin

ready to be latched by the rising edge of STROBE.

This procedure repeats for all sixteen bits as shown

in Figure 5. After the last bit has been shifted in,

DRDY should be brought high to indicate the con-

clusion of the transfer, and four extra STROBE

pulses must be applied to latch the data into the

CS6420.

Since the MCR is a shift register, the STROBE can

be run arbitrarily slow with a duty cycle limited

only by the hold time specified in the Switching

Characterstics table. The Microcontroller Interface

is read once every 125

µs, so it must not be updated

faster than this.

The four control registers accessible through the

MCR are described in detail in the following tables.

These registers are addressed by bits b2 and b1 of

the MCR. Bit b0 must always be 0. Table 2 shows

the relative bit positions of all the registers. Tables

3 to 6 show the four control registers in more detail.

The Register Map at the top of each register de-

scription shows the names of all the bits, with their

reset values below the bitfield name. The reset val-

ue can also be found in the Word column of the bit-

field summary as indicated by an ‘*’.

Table 2. MCR Control Register Mapping

b15

b14

b13

b12

b11

b10

Mic

TSD

ACC

RVol

TGain

RSD

Taps

NCC

TVol

RGain

NErle

NFNse

RHDet

HDly

NseRmp

RSThd

PCSen

AErle

AFNse

THDet

TSAtt

TSBias

TSThd

HHold

Bit15

Bit14

Bit13

Bit12

Bit11

Bit10

Bit9

Bit8

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

DATA

DRDY

STROBE

four extra strobe pulses

Figure 5. Microcontroller Interface

CS6420-CS датащи(PDF) 11 Page - Cirrus Logic

CS6420-CS датащи(HTML) 11 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

датащи скачать

ссылки URL