поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TP3094 датащи(PDF) 16 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
номер детали TP3094
подробное описание детали  Quad PCM Codec/Filter
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

TP3094 датащи(HTML) 16 Page - National Semiconductor (TI)

Back Button TP3094 Datasheet HTML 11Page - National Semiconductor (TI) TP3094 Datasheet HTML 12Page - National Semiconductor (TI) TP3094 Datasheet HTML 13Page - National Semiconductor (TI) TP3094 Datasheet HTML 14Page - National Semiconductor (TI) TP3094 Datasheet HTML 15Page - National Semiconductor (TI) TP3094 Datasheet HTML 16Page - National Semiconductor (TI) TP3094 Datasheet HTML 17Page - National Semiconductor (TI) TP3094 Datasheet HTML 18Page - National Semiconductor (TI) TP3094 Datasheet HTML 19Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 16 / 19 page
background image
16
www.national.com
Timing Specifications
Clock and Data Timing
All timing parameters are measured at VOH=2.0V and VOL=0.7V
Long Frame Timing
Note: when measuring signals going to TRI-STATE®, the timing delay is measured when the signal is 10% away from the starting level.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
1/tPM
Frequency of MCLK
1.536
1.544
2.048
4.096
8.192
MHz
MHz
MHz
MHz
MHz
DCMCLK
MCLK Duty Cycle
40
60
%
tRM
Rise time of MCLK
10
ns
tFM
Fall time of MCLK
10
ns
tSDB
Setup time DR valid to
MCLK low
20
ns
tHDB
Hold time DR valid from
MCLK low
20
ns
tDBD
Delay from MCLK high
to DX valid
CL=100pF+2LSTTL loads
0
35
ns
tDZC
Delay from MCLK high
to DX disabled
CL=100pF+2LSTTL loads
20
ns
tTSZC
Delay from MCLK high
to TSX disabled
CL=100pF+2LSTTL loads
20
ns
tDBTS
Delay time to TSX low
CL = 0pF to 150pF
50
ns
tPDN
PDN persistence
16xtPM
tSF
Set-up Time from FS
to MCLK Low
Short Frame Sync Pulse
20
ns
tHF
Hold Time from MCLK
Low to FS Low
Short Frame Sync Pulse
20
ns
Symbol
Parameter
Conditions
Min
Typ
Max
Units
tHBFL
Holding time from
Clock to Frame Sync
Long Frame Only
10
ns
tSBF
Set-up time from
Frame Sync to Clock
low
Long Frame Only
35
ns
tZDF
Delay time Valid
Data from FS or
MCLK, whichever
comes later
CL = 0pF to 150pF
50
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com