поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PC87570 датащи(PDF) 129 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали PC87570
подробное описание детали  PC87570 Keyboard and Power Management Controller
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87570 датащи(HTML) 129 Page - National Semiconductor (TI)

Back Button PC87570 Datasheet HTML 125Page - National Semiconductor (TI) PC87570 Datasheet HTML 126Page - National Semiconductor (TI) PC87570 Datasheet HTML 127Page - National Semiconductor (TI) PC87570 Datasheet HTML 128Page - National Semiconductor (TI) PC87570 Datasheet HTML 129Page - National Semiconductor (TI) PC87570 Datasheet HTML 130Page - National Semiconductor (TI) PC87570 Datasheet HTML 131Page - National Semiconductor (TI) PC87570 Datasheet HTML 132Page - National Semiconductor (TI) PC87570 Datasheet HTML 133Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 168 page
background image
Digital to Analog Converter (DAC)
129
www.national.com
Figure 17-2. DAC Analog Power Supply Connection
Back-Drive Protection. To maintain the high performance
of the analog circuits, the DA0-3 pins are not back-drive pro-
tected. Therefore, the voltage on these pins must be within
the actual range of AGND and AVCC. If it is higher, the chip
may be damaged.
External circuits should not drive currents into these pins
when the PC87570 is not powered up. This may cause the
internal power-up reset circuit to fail.
17.4.2
Output Settling Time
The DAC output settling time depends on the external load
characteristics and the required accuracy. Figure 17-3
shows the equivalent circuit used for evaluating DAC be-
havior. Each DAC output has a typical output impedance of
3K
Ω. For example, if the total load is a 50 pF capacitor
only, the output settles to 1/2 LSB within 1
µs. The total load
capacitance is comprised of the analog output capacitance
(CAO) and the external load capacitance (CL).
17.4.3
Output Voltage Accuracy
The external load on the DA3-0 pins may affect the final out-
put voltage of the DAC. Since the output resistance of these
pins is typically 3 K
Ω, use external high impedance analog
drivers if higher accuracy or output currents are required.
See Table 19-6 on page 134.
For the worst case calculation, if the output resistance is
4K
Ω (maximum limit), the external load must not be lower
than 2 M
Ω. In this case, the error caused by the load is low-
er than 1/2 LSB and there is no need for an external analog
driver.
To work with loads of 5 K
Ω (1 mA at 5 V) with an error lower
than 1/2 LSB, the output resistance of the external driver
should be lower than:
5K
Ω / (2
*256) = 9.8 Ω
17.4.4
Filtering Noise on Output Signals
Output signals may present unwanted noise caused by the
digital circuits they pass nearby. Optionally, when using
slow changing signals in a noisy environment, a low pass fil-
ter (LPF) may be added externally. This may also be re-
quired in applications where the DAC outputs control
sensitive circuits like audio amplifiers. This can be imple-
mented as a simple RC circuit. The cutoff frequency of this
LPF should be above the required signal frequency.
17.4.5
Current Consumption
When a channel is enabled, the current consumption de-
pends on the value set in the DACDAT Register. Minimal
current is consumed when the data is 00h. Maximum cur-
rent is consumed when the data is 55h. In this case, and
when all four channels are enabled with no external load on
the DA0-3 pins, at AVCC=5.0V, the current consumption of
the DAC is typically 5.6 mA (1.4 mA/channel).
The current consumption of any of the DAC channels is
practically zero and its output drives 0 V if one or more of
the following conditions are true:
q
The chip is in Idle mode (see Chapter 8 on page 79).
q
The channel is disabled by clearing its corresponding
DACEN bit of the DACCTRL Register.
q
The value written into its DACDATA Register is 00h.
See Section 17.2.5 for details on disabling the DAC.
17.4.6
Entering Idle Mode
When the chip enters Idle mode, the hardware automatical-
ly disables all four DAC channels and resets the outputs to
drive 0 V, without modifying the DACCTRL or DACDAT
Registers.
When the DAC is disabled, its current consumption from
AVCC is lower than 0.1 µA. More details on how to set
PC87570 to Idle mode are described in Section 8.3.1 on
page 79.
VCC
GND
Digital Ground Layer
Digital
PC87570
Analog
AVCC
C4 0.1
C3 0.1
AGND
Analog Ground Layer
Power
Power
L1
+
10-100
µH
C2
AD0
C5
22
+
22
µF
µF
µF
µF
3.3 V
or
5.0 V
AD1
AD2
AD3
ZL
DACDAT
Figure 17-3. DAC Output Equivalent Circuit
CL
RO
CAO
AVCC *
256
RL
Application
DAC Output
Equivalent Circuit
Load Circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com