PC87364-XXXSLASHVLA datasheet(66/180 Pages) NSC

66 / 180 page

2.0 Device Architecture and Configuration (Continued)

www.national.com

2.16 GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORTS CONFIGURATION

2.16.1

General Description

The GPIO functional block includes 39 pins, arranged in four 8-bit ports (ports 0, 1, 2 and 4) and one 7-bit port (port 3). All

pins in ports 0 and 4 are I/O, and have full event detection capability, enabling them to trigger the assertion of IRQ, SMI and

PWUREQ signals. With the exception of bit 5 which is output only, port 1 pins are also I/O with full event detection capability.

Pins in ports 2 and 3 are I/O, with the exception of bits 6 and 7 of port 3 which are output only, but none of them has event

detection capability. The sixteen runtime registers associated with the five ports are arranged in the GPIO address space

as shown in Table 27. The GPIO base address is 16-byte aligned. Address bits 3-0 are used to indicate the register offset.

Table 27. Runtime Registers in GPIO Address Space

2.16.2

Implementation

The standard GPIO port with event detection capability (such as ports 0, 1 and 4) has four runtime registers. Each pin is

associated with a GPIO Pin Configuration register that includes seven configuration bits. Ports 2 and 3 are non-standard

ports that do not support event detection, and therefore differ from the generic model as follows:

They each have two runtime registers for basic functionality: GPDO2/3 and GPDI2/3. Event detection registers

GPEVEN2/3 and GPEVST2/3 are not available.

Only bits 3-0 are implemented in the GPIO Pin Conﬁguration registers of ports 2 and 3. Bits 6-4, associated with the

event detection functionality, are reserved.

The value of GPO36 and GPO37 is multiplied by LRESET, and therefore these signals are driven low when LRESET

is active.

Offset

Mnemonic

Port

Type

00h

GPDO0

GPIO Data Out 0

R/W

01h

GPDI0

GPIO Data In 0

02h

GPEVEN0 GPIO Event Enable 0

R/W

03h

GPEVST0 GPIO Event Status 0

R/W1C

04h

GPDO1

GPIO Data Out 1

R/W

05h

GPDI1

GPIO Data In 1

06h

GPEVEN1 GPIO Event Enable 1

R/W

07h

GPEVST1 GPIO Event Status 1

R/W1C

08h

GPDO2

Data Out 2

R/W

09h

GPDI2

Data In 2

0Ah

GPDO3

Data Out 3

R/W

0Bh

GPDI3

Data In 3

0Ch

GPDO4

GPIO Data Out 4

R/W

0Dh

GPDI4

GPIO Data In 4

0Eh

GPEVEN4 GPIO Event Enable 4

R/W

0Fh

GPEVST4 GPIO Event Status 4

R/W1C

PC87364-XXX/VLA датащи(PDF) 66 Page - National Semiconductor (TI)

PC87364-XXX/VLA датащи(HTML) 66 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL